Browse > Article
http://dx.doi.org/10.6109/jkiice.2013.17.12.2921

Design of Parallel Decimal Floating-Point Arithmetic Unit for High-speed Operations  

Yun, Hyoung-Kie (Department of Information and Communication Engineering, Hoseo University)
Moon, Dai-Tchul (Department of Information and Communication Engineering, Hoseo University)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.17, no.12, 2013 , pp. 2921-2926 More about this Journal
Abstract
In this paper, a decimal floating-point arithmetic unit(DFP) was proposed and redesigned to support high speed arithmetic operation employed parallel processing technique. The basic architecture of the proposed DFP was based on the L.K.Wang's DFP and improved it enabling high speed operation by parallel processing for two operands with same size of exponent. The proposed DFP was synthesized as a target device of xc2vp30-7ff896 using Xilinx ISE and verified by simulation using Flowrian tool of System Centroid co. Compared to L.K.Wang's DFP and reference [6]'s method, the proposed DFP improved data processing speed about 8.4% and 3% respectively in case of same input data.
Keywords
Decimal Floating-Point Unit; DFP; Parallel Processing Structure; High-speed Arithmetic;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 IEEE, IEEE 754-2008 Standard for Floating-Point Arithmetic, 2008.
2 Lipsa Sahu, Ruby Dev, "An Efficient IEEE 754 Compliant FPU using verilog", Department of Computer Science and Engineering National Institute of Technology Rourkela, 2012.
3 Jong-Hyeon Kim, Parallel Computer Architecture, New ed. Saeng-Neung Publish. 2010. 10.
4 L. K. Wang, C. Tsen, M. J. Schulte, and D. Jhalani, "Benchmarks and Performance Analysis of Decimal Floating-Point Applications", Computer Design, ICCD 2007. 25th International Conference on, pp. 164-170, 2007.
5 Hickmann, B., Krioukov A., Schulte M., Erle M., "A parallel IEEE P754 decimal floating-point multiplier", Computer Design, ICCD 2007. 25th International Conference on, pp. 296-303, 2007. 10.
6 Steven Carlough, Adam Collura, Silvia Mueller, Michael Kroener, "The IBM zEnterprise-196 Decimal Floating-Point Accelerator", Computer Arithmetic (ARITH), 2011 20th IEEE Symposium on, PP. 139 - 146, 2011.
7 Chang-Ho Lee, Ji-Won Kim, In-Guk Hwang, and Sang- Bang Choi, "Design of Dual-Path Decimal Floating-Point Adder", IEEK Journal, No. 49(9), pp. 183-195, 2012. 9.   과학기술학회마을   DOI   ScienceOn