1 |
IEEE, IEEE 754-2008 Standard for Floating-Point Arithmetic, 2008.
|
2 |
Lipsa Sahu, Ruby Dev, "An Efficient IEEE 754 Compliant FPU using verilog", Department of Computer Science and Engineering National Institute of Technology Rourkela, 2012.
|
3 |
Jong-Hyeon Kim, Parallel Computer Architecture, New ed. Saeng-Neung Publish. 2010. 10.
|
4 |
L. K. Wang, C. Tsen, M. J. Schulte, and D. Jhalani, "Benchmarks and Performance Analysis of Decimal Floating-Point Applications", Computer Design, ICCD 2007. 25th International Conference on, pp. 164-170, 2007.
|
5 |
Hickmann, B., Krioukov A., Schulte M., Erle M., "A parallel IEEE P754 decimal floating-point multiplier", Computer Design, ICCD 2007. 25th International Conference on, pp. 296-303, 2007. 10.
|
6 |
Steven Carlough, Adam Collura, Silvia Mueller, Michael Kroener, "The IBM zEnterprise-196 Decimal Floating-Point Accelerator", Computer Arithmetic (ARITH), 2011 20th IEEE Symposium on, PP. 139 - 146, 2011.
|
7 |
Chang-Ho Lee, Ji-Won Kim, In-Guk Hwang, and Sang- Bang Choi, "Design of Dual-Path Decimal Floating-Point Adder", IEEK Journal, No. 49(9), pp. 183-195, 2012. 9.
과학기술학회마을
DOI
ScienceOn
|