• Title/Summary/Keyword: PowerMOSFET

Search Result 637, Processing Time 0.028 seconds

Analytical and Experimental Validation of Parasitic Components Influence in SiC MOSFET Three-Phase Grid-connected Inverter

  • Liu, Yitao;Song, Zhendong;Yin, Shan;Peng, Jianchun;Jiang, Hui
    • Journal of Power Electronics
    • /
    • v.19 no.2
    • /
    • pp.591-601
    • /
    • 2019
  • With the development of renewable energy, grid-connected inverter technology has become an important research area. When compared with traditional silicon IGBT power devices, the silicon carbide (SiC) MOSFET shows obvious advantages in terms of its high-power density, low power loss and high-efficiency power supply system. It is suggested that this technology is highly suitable for three-phase AC motors, renewable energy vehicles, aerospace and military power supplies, etc. This paper focuses on the SiC MOSFET behaviors that concern the parasitic component influence throughout the whole working process, which is based on a three-phase grid-connected inverter. A high-speed model of power switch devices is built and theoretically analyzed. Then the power loss is determined through experimental validation.

A Design of 40V Power MOSFET for Low Power Electronic Appliances (저용량 가전용 40V급 Power MOSFET 소자의 설계 및 제작에 관한 연구)

  • Kang, Ey-Goo;Ann, Byoung-Sup;Nam, Tae-Jin;Kim, Bum-June;Lee, Young-Hon;Chung, Hun-Suk
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.115-115
    • /
    • 2009
  • Current sensing in power semiconductors involves sensing of over-current in order to protect the device from harsh conditions. This technique is one of the most important functions in stabilizing power semiconductor device modules. The Power MOSFET is very efficient method with low power consumption, fast sensing speed and accuracy. In this paper, we have analyzed the characteristics of proposed sense FET and optimized its electrical characteristics to apply conventional 40 V power MOSFET by numerical and simulation analysis. The proposed sense FET has the n-drift doping concentration $1.5\times10^{14}\;cm^{-3}$, size of $600\;{\mu}m^2$ with $4.5\;{\Omega}$, and off-state leakage current below $50\;{\mu}A$. We offer the layout of the proposed Power MOSFET to process actually. The offerd design and optimization methods are meaningful, which the methods can be applied to the power devices having various breakdown voltages for protection.

  • PDF

Single-phase Resonant Inverter using SiC Power Modules for a Compact High-Voltage Capacitive Coupled Plasma Power Supply

  • Tu, Vo Nguyen Qui;Choi, Hyunchul;Kim, Youngwoo;Lee, Changhee;Yoo, Hyoyol
    • Proceedings of the KIPE Conference
    • /
    • 2014.11a
    • /
    • pp.85-86
    • /
    • 2014
  • The paper presents a power supply of atmospheric-pressure plasma reactor based on SiC (Silicon Carbide) MOSFET resonant inverter. Thanks to the capacitive characteristic of capacitive coupling plasma reactor type, the LC series resonant inverter had been applied to take advantages of this topology with the implementation of SiC MOSFET power modules as switching power devices. Designation of gate driver for SiC MOSFET had been introduced by this paper. The 5kVp, 5kW power supply had also been verified by experimental results.

  • PDF

(Power Loss Characteristics in MOSFET Synchronous Retifier with Schottky Barrier Diode) (SBD를 갖는 MOSFET 동기정류기 손실특성)

  • Yoon, Suk-Ho;Kim, Yong
    • Proceedings of the KIEE Conference
    • /
    • 1999.07f
    • /
    • pp.2568-2571
    • /
    • 1999
  • Recently, new trend in telecommunication device is to apply low voltage, about 3.3V-1.5V. However, it is undesirable in view of high efficiency and power desity which is the most important requirement in the distributed power system. Rectification loss in the output stage in on-board converter for distributed power system are constrained to obtain high efficience at low output voltage power suppies. This paper is investigated conduction power loss in synchronouss rectifier with a parallel -connected Schottky Barrier Diode(SBD). Conduction losses are calculated for both MOSFET and SBD respectively. The SBD conduction power loss dissipates more than the MOSFET rectifier conduction power loss.

  • PDF

Gate Workfunction Optimization of a 32 nm Metal Gate MOSFET for Low Power Applications

  • Oh Yong-Ho;Kim Young-Min
    • Journal of Electrical Engineering and Technology
    • /
    • v.1 no.2
    • /
    • pp.237-240
    • /
    • 2006
  • The feasibility of a midgap metal gate is investigated for a 32 nm MOSFET for low power applications. The midgap metal gate MOSFET is found to deliver $I_{on}$ as high as a bandedge gate if a proper retrograde channel is used. An adequate design of the retrograde channel is essential to achieve the performance requirement given in the ITRS roadmap. A process simulation is also run to evaluate the feasibility of the necessary retrograde profile in manufacturing environments. Based on the simulated result, it is found that any subsequent thermal process should be tightly controlled to retain transistor performance, which is achieved using the retrograde doping profile. Also, the bandedge gate MOSFET is determined be more vulnerable to the subsequent thermal processes than the midgap gate MOSFET. A guideline for gate workfunction $(\Phi_m)$ is suggested for the 32 nm MOSFET.

Study on Latch Up Characteristics of Super Junction MOSFET According to Trench Etch Angle (Trench 식각각도에 따른 Super Juction MOSFET의 래치 업 특성에 관한 연구)

  • Chung, Hun Suk;Kang, Ey Goo
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.27 no.9
    • /
    • pp.551-554
    • /
    • 2014
  • This paper was showed latch up characteristics of super junction power MOSFET by parasitic thyristor according to trench etch angle. As a result of research, if trench etch angle of super junction MOSFET is larger, we obtained large latch up voltage. When trench etch angle was $90^{\circ}$, latch up voltage was more 50 V. and we got 700 V breakdown voltage. But we analyzed on resistance. if trench etch angle of super junction MOSFET is larger, we obtained high on resistance. Therefore, we need optimal point by simulation and experiment for solution of trade off.

A Low-Cost Current-Sensing Scheme for MOSFET Motor Drives (MOSFET을 이용한 전동기 구동을 위한 저가격형 전류검출법)

  • 장성동;정재호;박종규;이균정;신휘범
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.8 no.1
    • /
    • pp.40-47
    • /
    • 2003
  • A low-cost current-sensing scheme for the motor drives with MOSFET is described. Many motor drives usually employ the common current sensors to measure current for the purpose of control or protection. These current sensors, however, significantly burden the power circuit with the size and cost. The proposed current-sensing scheme utilizes information concerning MOSFET's On-voltage and On-resistance. An analogue circuit detecting On-voltage can overcome the above disadvantages because the circuit is small and is made at a low cost, and the fuzzy inference for On-resistance is also simply designed based on MOSFET's characteristics. The validity of this scheme will be experimentally verified by adopting the current control of a battery car.

Design of Main Body and Edge Termination of 100 V Class Super-junction Trench MOSFET

  • Lho, Young Hwan
    • Journal of IKEEE
    • /
    • v.22 no.3
    • /
    • pp.565-569
    • /
    • 2018
  • For the conventional power MOSFET (metal-oxide semiconductor field-effect transistor) device structure, there exists a tradeoff relationship between specific on-state resistance (Ron,sp) and breakdown voltage (BV). In order to overcome this tradeoff, a super-junction (SJ) trench MOSFET (TMOSFET) structure with uniform or non-uniform doping concentration, which decreases linearly in the vertical direction from the N drift region at the bottom to the channel at the top, for an optimal design is suggested in this paper. The on-state resistance of $0.96m{\Omega}-cm2$ at the SJ TMOSFET is much less than that at the conventional power MOSFET under the same breakdown voltage of 100V. A design methodology for the edge termination is proposed to achieve the same breakdown voltage and on-state resistance as the main body of the super-junction TMOSFET by using of the SILVACO TCAD 2D device simulator, Atlas.

Developing of Super Junction MOSFET According to Charge Imbalance Effect (전하 불균형 효과를 고려한 Super Junction MOSFET 개발에 관한 연구)

  • Kang, Ey Goo
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.27 no.10
    • /
    • pp.613-617
    • /
    • 2014
  • This paper was analyzed electrical characteristics of super junction power MOSFET considering to charge imbalance. We extracted optimal design and process parameter at -15% of charge imbalance. Considering extracted design and process parameters, we fabricated super junction MOSFET and analyzed electrical characteristics. We obtained 600~650 V breakdown voltage, $224{\sim}240m{\Omega}$ on resistance. This paper was showed superior on resistance of super junction MOSFET. We can use for automobile industry.

Analytical Model of Double Gate MOSFET for High Sensitivity Low Power Photosensor

  • Gautam, Rajni;Saxena, Manoj;Gupta, R.S.;Gupta, Mridula
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.5
    • /
    • pp.500-510
    • /
    • 2013
  • In this paper, a high-sensitivity low power photodetector using double gate (DG) MOSFET is proposed for the first time using change in subthreshold current under illumination as the sensitivity parameter. An analytical model for optically controlled double gate (DG) MOSFET under illumination is developed to demonstrate that it can be used as high sensitivity photodetector and simulation results are used to validate the analytical results. Sensitivity of the device is compared with conventional bulk MOSFET and results show that DG MOSFET has higher sensitivity over bulk MOSFET due to much lower dark current obtained in DG MOSFET because of its effective gate control. Impact of the silicon film thickness and gate stack engineering is also studied on sensitivity.