• Journal of Power Electronics
• /
• 제17권1호
• /
• pp.31-40
• /
• 2017

A novel voltage-fed single-stage power factor correction (PFC) full-bridge converter based on asymmetric phase-shifted control for battery chargers is proposed in this paper. The attractive feature of the proposed converter is that it can operate in a wide output voltage range without an output low-frequency ripple, which is indispensable in battery charger applications. Meanwhile, the converter can maintain a high power factor and a controllable dc bus voltage over a wide output voltage range. In this paper, the realization of PFC and the operation principle of asymmetric phase-shifted control are given. A small-signal analysis of the proposed single-stage power factor correction (PFC) full-bridge converter is performed. Experimental results obtained from a 1kW experimental prototype are given to validate the feasibility of the proposed converter. The PF is higher than 0.97 over the entire output voltage range with the proposed control strategy.

• 전력전자학회논문지
• /
• 제5권6호
• /
• pp.560-567
• /
• 2000

최근 들어 인버터 에어컨과 같은 유도전동기 구동 분야에서 인버터에 역달제어회로를 부가한 PFC 인버터에 대한 논의가 활발하게 진행되고 있다. 본 연구에서는 이러한 PFC 인버터의 효율을 개선하기 위하여 ZVT 스위칭 기법을 적용하는 방법에 대하여 논하고, 이ㅡㄹㄹ 동작 모드에 따른 해석과 함께 최적의 회로를 설계하였으며, 제안된 회로를 시뮬레이션 및 실험을 통하여 그 유용성을 입증하였다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2004년도 전력전자학술대회 논문집(2)
• /
• pp.704-708
• /
• 2004

Recently, many nation have released standard such as IEC 61000-3-2 and IEEE 59, which impose a limit on the harmonic current drawn by equipment connected to AC line in order to prevent the distortion of an AC Line. Therefore, Plasma Display Panel (PDP) which is highlightened in digital display device also has the Power Factor Correction (PFC) circuit to meet the harmonic requirements. In PDP power module, the conventional boost converter is usually used for the PFC circuit. However, it comes serious thermal problem on it's bridge diode due to heat of PDP, and therefore the system stability is not guaranteed. In this paper, the bridgeless boost converter, which is used for PFC circuit of the PDP power module, is designed and verified the possibility of the application in a practical product in a view of efficiency, component count, temperature and etc.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2007년도 하계학술대회 논문집
• /
• pp.238-240
• /
• 2007

A new ZVZCS Single-Stage Power-Factor-Correction(PFC) AC/DC converter with boost PFC cell is integrated with voltage doubler rectified asymmetrical half-bridge(VDRAHB) is proposed in this paper. The proposed converter features good power factor correction, low current harmonic distortions, tight output regulations and low voltage of link capacitor. An 85W prototype was implemented to show that it meets the harmonic requirements and standards satisfactorily with nearly unity power factor and high efficiency over universal input.

• Journal of Power Electronics
• /
• 제12권5호
• /
• pp.708-714
• /
• 2012

This paper presents a new interleaved pulse-width modulation (PWM) boost-flyback converter to achieve power factor correction (PFC) and regulate DC bus voltage. The adopted boost-flyback converter has a high voltage conversion ratio to overcome the limit of conventional boost or buck-boost converter with narrow turn-off period. The proposed converter has wide turn-off period compared with a conventional boost converter. Thus, the higher output voltage can be achieved in the proposed converter. The interleaved PWM can further reduce the input and output ripple currents such that the sizes of inductor and capacitor are reduced. Since boundary conduction mode (BCM) is adopted to achieve power factor correction, power switches are turned on at zero current switching (ZCS) and switching losses are reduced. The circuit configuration, principle operation, system analysis, and design consideration of the proposed converter are presented in detail. Finally, experiments conducted on a laboratory prototype rated at 500W were presented to verify the effectiveness of the converter.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제49권5호
• /
• pp.364-370
• /
• 2000

A large-signal average model for the controlled on-time boost power factor correction(PFC) circuit is developed and subsequently linearized resulting in a small-signal model for the PFC circuit. Ac analyses are performed using the small-signal model, revealing new results new on small-signal dynamics of the PFC circuit. The analysis results and model predictions are confirmed with experimental measurements on 200W prototype PFC circuit.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2016년도 전력전자학술대회 논문집
• /
• pp.363-364
• /
• 2016

In this paper, a novel bridgeless interleaved power factor correction circuit with single current sensor is proposed. The proposed control strategy requires only one current sensor for the interleaved bridgeless PFC. By sampling the output current, all the boost indictor currents can be calculated and used to control the input current according to the input voltage. The reduced number of current sensors and associated feedback circuits helps reduce the cost of system. The problem caused by the unequal current gain between current sensors inherently does not exist in the proposed topology. Thus, current sharing between converters can be achieved more accurately and the high frequency distortion is decreased. In addition, the proposed technique can be applied to the other kinds of interleaved PFC topologies. Performance of the proposed control strategy is verified by the experimental results with 6.6kW bridgeless interleaved PFC circuit.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1999년도 하계학술대회 논문집 F
• /
• pp.2795-2797
• /
• 1999

Several power factor correction(PFC) circuits are presented to achieve high PF electronic ballast for both voltage-fed and current-fed electronic ballast. The proposed PFC circuits use valley-fill(VF) type DC-link stages modified from the conventional VF circuit to adopt the charge pumping method for PFC operations during the valley intervals. In voltage-fed ballast, charge pump capacitors are connected with the resonant capacitors. In current-fed type, the charge pump capacitors are connected with the additional secondary-side of the power transformer. The measured PF and THD are higher than 0.99 and 15% for all proposed PFC circuits. The lamp current CF is also acceptable in the proposed circuits. The proposed circuit is suitable for implementing cost-effective electronic ballast.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1999년도 전력전자학술대회 논문집
• /
• pp.626-630
• /
• 1999

A new integrated single-stage zero current switched(ZCS) quasi-resonant converter (QRC) for the power factor correction(PFC) converter is introduced in this paper. The power factor correction can be achieved by the discontinuous conduction mode(DCM) operation of an input current. The proposed converter has the characteristics of the good power factor, low line current harmonics, and tight output regulation. Furthermore, the ringing effect due to the output capacitance of the main switch can be eliminated by use of active clamp circuit.

• 한국컴퓨터정보학회논문지
• /
• 제28권12호
• /
• pp.231-238
• /
• 2023

부스트 PFC (Power Factor Correction)컨버터는 AC 입력 전류의 단일 역률과 낮은 THD (Total Harmonic Distortion)를 달성하기 위해 다양한 제어기법들이 연구되고 있다. 그중 인덕터 전류의 평균값을 전류지령에 추종하도록 제어하는 평균전류 모드 제어가 있으며 가장 널리 사용되고 있다. 하지만, 오늘날 디지털 프로세서의 발달로 고도화된 디지털 제어가 가능해지면서 부스트 PFC 컨버터의 예측제어가 관심을 받고 있다. 예측제어에는 예측 알고리즘으로 듀티를 미리 생성하는 예측전류 모드 제어 및 모델을 기반으로 한 비용함수를 선정하여 스위칭 동작을 하는 모델예측제어로 분류된다. 따라서 본 논문에서는 부스트 PFC 컨버터의 평균전류 모드 제어, 예측전류 모드 제어, 모델예측 전류 제어를 간단히 설명한다. 또한, 시뮬레이션을 통해 전체 부하 및 다양한 외란 조건에서의 전류 제어를 비교 분석한다.