• Journal of Power Electronics
• /
• v.15 no.1
• /
• pp.216-226
• /
• 2015

Grid synchronization is one of the key techniques for the grid-connected power converters used in distributed power generation systems. In order to achieve fast and accurate grid synchronization, a new phase locked loop (PLL) is proposed on the basis of the complex filter matrixes (CFM) orthogonal signal generator (OSG) crossing-decoupling method. By combining first-order complex filters with relation matrixes of positive and negative sequence voltage components, the OSG is designed to extract specific frequency orthogonal signals. Then, the OSG mathematical model is built in the frequency-domain and time-domain to analyze the spectral characteristics. Moreover, a crossing-decoupling method is suggested to decouple the fundamental voltage. From the eigenvalue analysis point of view, the stability and dynamic performance of the new PLL method is evaluated. Meanwhile, the digital implementation method is also provided. Finally, the effectiveness of the proposed method is verified by experiments under unbalanced and distorted grid voltage conditions.

• Nuclear Engineering and Technology
• /
• v.53 no.11
• /
• pp.3543-3562
• /
• 2021

The methods and performance of a 3D pin-by-pin neutronics code based on the 2D/1D decoupling method are presented. The code was newly developed as an effort to achieve enhanced accuracy and high calculation performance that are sufficient for the use in practical nuclear design analyses. From the 3D diffusion-based finite difference method (FDM) formulation, decoupled planar formulations are established by treating pre-determined axial leakage as a source term. The decoupled axial problems are formulated with the radial leakage source term. To accelerate the pin-by-pin calculation, the two-level coarse mesh finite difference (CMFD) formulation, which consists of the multigroup node-wise CMFD and the two-group assembly-wise CMFD is implemented. To enhance the accuracy, both the discontinuity factor method and the super-homogenization (SPH) factor method are examined for pin-wise cross-section homogenization. The parallelization is achieved with the OpenMP package. The accuracy and performance of the pin-by-pin calculations are assessed with the VERA and APR1400 benchmark problems. It is demonstrated that pin-by-pin 2D/1D alternating calculations within the two-level 3D CMFD framework yield accurate solutions in about 30 s for the typical commercial core problems, on a parallel platform employing 32 threads.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.9 no.7
• /
• pp.753-759
• /
• 2014

This paper introduces the reduction design technique of the resonance phenomenon of the inner PCB based on power integrity from the analysis about the inner power supply line generating RLC resonance. With the technique, the resonant frequency resulted from the structural characteristics of the PCB can be analyzed and allows to predict and the capacitor for resonance phenomenon reduction can be decided as a decoupling capacitor. From the simulation result, it was confirmed that the PCB's resonance phenomenon reduction design technique should have the reduction effect in the inner motherboard of the industrial controller. This research will be contributed to the improvement of the safety of a PDN (Power Delivery Network) structure in the layout design technique of the PCB.

• Journal of the Microelectronics and Packaging Society
• /
• v.13 no.4
• /
• pp.9-15
• /
• 2006

This paper shows the impedance profile of PEEC(Partial Equivalent Electrical Circuit) PDN(Power Distribution Networks) including core and I/O circuit. Through the simulated results, we find that the core power noise having connection with I/O power is affected by I/O switching. Also, using designed $74{\times}5inch$ DLL(Delay Locked Loop) test board, we analyzed the effect of power noise on operation region of chip. Jitter of a DLL measure for frequency of $50{\sim}400MHz$ and compared with impedance obtained result of simulation. Jitter of a DLL are increased near about frequency of 100MHz. It is reason that the resonant peak of PDNs has an impedance of more the 1ohm on 100MHz. we present the impedance profile of a chip and board for the decoupling capacitor reduced the target impedance. Therefore, power supply network design should be considered not only decoupling capacitors but also core switching current and I/O switching current.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.27 no.7
• /
• pp.17-23
• /
• 2013

The regulation of currents in a three-phase load is an important issue for electric power systems. The most popular conventional method is a decoupling controller that compensates the coupling terms arising from DQ rotating frame transformation. Although the decoupling controller achieves decent performance in the absence of load parameter uncertainties, the variation of parameters causes performance to degrade intolerably. In this paper, we propose to use disturbance observer based controller to improve the control performance in spite of the parameter uncertainties. The computer simulation study validates the effectiveness of the proposed method.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.23-28
• /
• 1998

We propose a nonlinear feedback controller that can control the induction motors with high dynamic performance by means of decoupling of motor speed and rotor flux. The nonlinear feedback controller needs the information on some motor parameters. Among them, rotor resistance varies greatly with machine temperature. A new recursive adaptation algorithm for rotor resistance which can be applied to our nonlinear feedback controller is also presented in this paper. The recursive adaptation algorithm makes the estimated value of rotor resistance track its real value. Some simulation results show that the adaptation algorithm for rotor resistance is robust against the variation of stator resistance and mutual inductance. In addition, it is computationally simple and has small estimation errors. To demonstrate the practical significance of our results, we present some experimental results.

• Proceedings of the KIPE Conference
• /
• 2018.07a
• /
• pp.66-68
• /
• 2018

6상 전동기는 높은 신뢰성과 토크 리플의 저감 등의 성능 이점으로 인해 다양한 산업 분야에서 고려되고 있다. 6상 전동기는 일반적으로 두 3상 권선의 형태로 모델링할 수 있으며, 독립된 두 개의 전류 제어기를 사용하는 경우, 두 3상 권선 간의 상호 간섭 인덕턴스의 영향으로 인하여 불안정해지는 특성이 있다. 안정적인 전동기 구동을 위하여, 비대칭 6상 전동기의 상호 간섭 영향을 최소화하는 전류 제어기가 필요하다. 이를 위해, 본 연구에서는 이산 영역에서의 6상 전동기의 전류 제어 폐루프 응답 특성을 분석하고 비간섭 (Decoupling) 전류 제어기 구조를 제시한다.

• Proceedings of the KIPE Conference
• /
• 2005.07a
• /
• pp.243-247
• /
• 2005

본 논문에서는 영구자석 동기전동기의 운전중 간섭성분을 형성하는 고정자 인덕턴스가 변화할 경우 d축 전류의 오차로부터 고정자 인덕턴스의 변화량을 보상할 수 있는 보상기를 제안하였다. 그리고 이러한 보상기를 기존의 DDC(Dynamic Decoupling g Control)에 적용하여, 고정자 인덕턴스의 변화에 대한 강인성이 향상된 비간섭 전류제어기를 설계하였다.

• Journal of Advanced Marine Engineering and Technology
• /
• v.32 no.8
• /
• pp.1263-1268
• /
• 2008

In this paper, the low noise power amplifier for GaAs FET ATF-10136 is designed and fabricated with active bias circuit and self bias circuit. To supply most suitable voltage and current, active bias circuit is designed. Active biasing offers the advantage that variations in the pinch-off voltage($V_p$) and saturated drain current($I_{DSS}$) will not necessitate a change in either the source or drain resistor value for a given bias condition. The active bias network automatically sets a gate-source voltage($V_{gs}$) for the desired drain voltage and drain current. Using resistive decoupling circuits, a signal at low frequency is dissipated by a resistor. This design method increases the stability of the LNA, suitable for input stage matching and gate source bias. The LNA is fabricated on FR-4 substrate with active and self bias circuit, and integrated in aluminum housing. As a results, the characteristics of the active and self bias circuit LNA implemented more than 13 dB and 14 dB in gain, lower than 1 dB and 1.1 dB in noise figure, 1.7 and 1.8 input VSWR at normalized frequency $1.4{\sim}1.6$, respectively.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.14 no.10
• /
• pp.4665-4671
• /
• 2013

Engine mounting system is the most responsible system for NVH performance of vehicle. The vibration at idle shake, road shake, Key ON/OFF, gear shift tuned by the engine mount position and stiffness. Previously described Engine mounting system theory investigated and summarized in this paper. Decoupling of the Power train rigid mode and Reducing the angle between Torque-Roll-Axis and Elastic-roll-Axis is starting point of optimization. Multi-optimization analysis was performed because of variety simulation case and FE-model. Eventually, Find the best mount location and the stiffness has improved the performance of the vehicle NVH.