• Title/Summary/Keyword: Polyphase Filter

Search Result 66, Processing Time 0.025 seconds

A Nulling Anti-Jamming Scheme for the Polyphase Filter Bank-Based Satellite Repeat System (다상 필터 뱅크 기반의 위성 중계시스템을 위한 항재밍 기법의 연구)

  • Oh, Jin-O;Im, Sung-Bin;Ko, Hyun-Suk
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.49 no.7
    • /
    • pp.39-47
    • /
    • 2012
  • The combination of the broadband property and the wide area coverage of satellite communications enables high speed transmission. Every user in the region under the satellite beam coverage can tranceiver and one can simultaneously communicate with multiple users. For these reasons, it is one of commendable telecommunication networks for information transfer. Since the satellite communications use open channels, it is likely to cause jamming with unwanted interference signals. In the thesis, APSK (Amplitude Phase Shift Keying) is employed, which is recommended for DVB-S2 due to high-speed transmission and excellent bandwidth efficiency. For obtaining reliable communication under the jamming environments, the communication satellite transponder rests on the polyphase filter bank structure, which enables switching among the subchannels and gain control on each subchannel, resulting in effectively eliminating jamming. Furthermore, the nulling scheme, one of the various anti-jamming approaches, is investigated, in which unwanted jamming signals are eliminated in the frequency domain after passing through the analysis part of the polyphase filter bank. The performance of the nulling scheme is evaluated for tone jamming and partial band jamming in terms of BER and EVM. The simulation results indicate that the nulling scheme improve the BER and EVM performance over the case without any anti-jamming approach.

An Efficient Interpolation FIR Filter Using LUT

  • Kim, Dae-Ik;Lee, Chang-Ki
    • Journal of information and communication convergence engineering
    • /
    • v.7 no.2
    • /
    • pp.219-222
    • /
    • 2009
  • An efficient interpolation FIR filter structure for high-density and low-power electronic devices is proposed. The proposed structure is based on polyphase decomposition property and look-up table method. By computer-aided design simulations, it is shown that the use of the proposed method can result in reduction in the number of gates by 54% and can reduce power consumption by 9%.

The 12 Channel TDM/FDM Translator with Polyphase Network and Fast DCT (다상회로와 고속DCT를 이용한 12채널의 TDM/FDM변환)

  • 박종연
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.9 no.4
    • /
    • pp.170-178
    • /
    • 1984
  • For the reduction of the 12-channel TDM/FDM translation time the 14-point fast DCT algorithm is used and the polyphase network which translates the prototype filter into the channel filters required in each channel is designed. For the prototype filter the degree of the numerator is 168 and the coefficients have symmetry values, the degree of the numerator is 6. Such a prototype filter is consistant with the CCITT requirements. In this case the required multiplication rate is CCITT requirements. In this case the required multiplication rate is $0.12267{\times}10^2$ multiplications/sec. channel and reduces to about 15-40% of the rate required in the exising systems. The proposed 12-channel TDM/FDM translation system is simulated using a demodulation system with a computer (PRIME 750) and the results show that the proposed conversion method is valid.

  • PDF

Polyphase jammer suppression on DS-CDMA forward link using multi-rate techniques (순방향 DS-CDMA시스템에서 Multi-rate 기술을 이용한 협대역 재머 억제 여파기)

  • 김동구;박형일
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.7
    • /
    • pp.1707-1717
    • /
    • 1998
  • Polyphase filtering techniques is used to suppress the narrowband jammer signal such as USDC TDMA overlaying the band occupied by DS-CDMA system. In the proposed jammer suppression, the received signal is separated into 64 subchannels in two stages by polyphase filtering and the location of the narrowband jammer signal is determined by measuring each subchannel power and the contaminated subchannels are simply blocked. The $E_{b}/N_{0}$ 0/ improvement of the CDMA system from jammer suppession was outstanding. The $E_{b}/N_{0}$ degradation in comparison with a performance of no jammer is around 0.8dB in the worst case. The results are also compared with those of linear prediction jammer suppression. The implementation of the ployphase jammer suppression requires great amount of data processing and computation compared to linear predication filter. Thus it is more appropriate to implement with a ASIC rather than WITH several DSPs for user terminals of forward link.

  • PDF

On the Initial Optimum Step Size for the MPDSAP Adaptive Filter (최대 군위상 분해 부밴드 인접투사 적응필터를 위한 초기 최적 스텝사이즈 해석)

  • Kim, Young-Min;Shon, Sang-Wook;Bae, Hyeon-Deok;Choi, Hun
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.12 no.1
    • /
    • pp.20-25
    • /
    • 2011
  • In subband structure, the fullband AP adaptive filter with P projection dimension can be decomposed P adaptive sub-filters by applying maximally polyphase decomposition and noble identity. Each adaptive sub-filter has a simple weight update formula with the unit projection dimension. This subband decomposition method is one of the most practical solution in the viewpoint of implementation. For utilization in many applications, it is necessary that analysis for the optimum step size of the maximally polyphase decomposed subband AP(MPDSAP) adaptive filter. In this paper, we present an improved analysis model of mean square error and induce the initial optimum step size for the MPDSAP adaptive filter. Computer simulations show that there is a relatively good match between theory and practice for the improved analysis model of MSE and the induced initial optimum step size.

Multi-band CIC Filter based Low Complexity Spectrum Sensing Method (다중밴드 CIC 필터에 기반한 저복잡도 스펙트럼 센싱 기법)

  • Lee, Su-Bok;Choi, Joo-Pyoung;Lee, Won-Cheol
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.10C
    • /
    • pp.992-1000
    • /
    • 2009
  • Available electric wave resources have been limited than frequency demands that increase with the development of radio communication. According to FCC's (Federal Communication Commission) report, 70% of allocated spectrum was unused. This means that the lack phenomenon of electronic wave resources is ineffectively managed compare with the finiteness of frequency resources. According to the recognition of unused frequency within allocated band, this progress has been investigating to identify the unused TV channel and provide radio communication services. This paper proposed the sensing algorithm that efficiently recognizes the frequency resources which does not use and shares with the licensed user through using the multi-band CIC (Cascaded Integrator Comb) filter based on polyphase filter bank. The simulation results verifies that the proposed scheme can obtain the similar performance of variance and relatively low complexity to the existing scheme.

The Optimization of Timing Recovery Loop for an MQASK All Digital Receivers (MQASK 디지털 수신기 타이밍 복원 루프 구조의 최적화 연구)

  • Seo, Kwang-Nam;Kim, Chong-Hoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.1C
    • /
    • pp.40-44
    • /
    • 2010
  • The timing error detector(TED) employed in the closed loop type timing synchronization scheme for an MQASK all digital receiver suffers from the selfnoise-induced timing jitter. To eliminate the timing jitter a prefilter can be added in front of the TED. The prefilter method, however, degrades the stability and timing acquisition performance due to the loop delay and increases the complexity of the synchronizer. This paper proposes a polyphase filter type resampler approach to optimize the performance and architecture of the synchronizer simultaneously. The proposed scheme uses two resamplers which performs matched filtering and matched prefiltering so that the loop delay is minimized with minimal hardware resources. Simulation results showed an excellent acquisition performance with reduced timing jitter.

A Design of Digital Filter IC Using a Semi-Custom Design Method (Semi-custom 방식을 이용한 디지털 필터의 집적회로 설계)

  • 이광엽;김봉렬;이문기
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.25 no.2
    • /
    • pp.227-232
    • /
    • 1988
  • A semicustom VLSI design fo digital filters used in TDM/FDM transmultiplexer is described. A filter bank composed of only all-pass digital filter sections are implemented with the polyphase network. The use of all-pass filters as basic building blocks is shown to provide a trans-multiplexer structure that has low computational requirements, low quantization noise, and high modularity. The silicon compiler system is used to reduce the design time and to increase the credibility of designed filters. As a prototype, 1st and 2nd order all pass filter are designed, using CMOS N-well double metal technology. The chip sizes of first order filter and the second order filter are 2652 x 533\ulcorner\ulcorner 5334x4300\ulcorner\ulcorner respectively.

  • PDF

Low-power Decimation Filter Structure for Sigma Delta A/D Converters in Cardiac Applications (심장박동기용 시그마 델타 A/D 변환기에서의-저전력 데시메이션 필터 구조)

  • 장영범;양세정;유선국
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.53 no.2
    • /
    • pp.111-117
    • /
    • 2004
  • The low-power design of the A/D converter is indispensable to achieve the compact bio-signal measuring device with long battery duration. In this paper, new decimation filter structure is proposed for the low-power design of the Sigma-Delta A/D converter in the bio-instruments. The proposed filter is based on the non-recursive structure of the CIC (Cascaded Integrator Comb) decimation filter in the Sigma-Delta A/D converter. By combining the CSD (Canonic Signed Digit) structure with common sub-expression sharing technique, the proposed decimation filter structure can significantly reduce the number of adders for implementation. For the fixed decimation factor of 16, the 15% of power consumption saving is achieved in the proposed structure in comparison with that of the conventional polyphase CIC filter.