The Transactions of the Korean Institute of Electrical Engineers D (대한전기학회논문지:시스템및제어부문D)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

Low-power Decimation Filter Structure for Sigma Delta A/D Converters in Cardiac Applications

심장박동기용 시그마 델타 A/D 변환기에서의-저전력 데시메이션 필터 구조

  • 장영범 (상명대 공대 정보통신공학부) ;
  • 양세정 ;
  • 유선국 (연세대 의학공학교실ㆍ이동형 응급의료 정보시스템 개발센터)
  • Published : 2004.02.01
Download PDF
⟨ Previous Next ⟩

Abstract

The low-power design of the A/D converter is indispensable to achieve the compact bio-signal measuring device with long battery duration. In this paper, new decimation filter structure is proposed for the low-power design of the Sigma-Delta A/D converter in the bio-instruments. The proposed filter is based on the non-recursive structure of the CIC (Cascaded Integrator Comb) decimation filter in the Sigma-Delta A/D converter. By combining the CSD (Canonic Signed Digit) structure with common sub-expression sharing technique, the proposed decimation filter structure can significantly reduce the number of adders for implementation. For the fixed decimation factor of 16, the 15％ of power consumption saving is achieved in the proposed structure in comparison with that of the conventional polyphase CIC filter.

Keywords

References

  1. E. B. Hogenauer, An economical class of digital filters for decimation and interpolatiion, IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-29, no. 2, pp. 155-162, April 1981 https://doi.org/10.1109/TASSP.1981.1163535
  2. M. Bellanger, G. Bonnerot, and M. Coudreuse, Digital filtering by polyphase network: Application to sample rate alteration and filter banks, IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-24, pp. 109-114, Apr. 1976 https://doi.org/10.1109/TASSP.1976.1162788
  3. H. K. Yang and W. M. Snelgrove, High speed polyphase CIC decimation filters, IEEE Internatiional Symposium on Circuits and Systems, Volume 2, pp. 229-232, 1996 https://doi.org/10.1109/ISCAS.1996.540394
  4. Y. Gao, L. Jia, and H. Tenhunen, A Partial-Polyphase VISI architecture for very high speed CIC decimation filters, IEEE Pacific Rim Conference on communications, computers and signal processing, pp. 317-320, 1999
  5. L. Ascari, A. Pierazzi, and C. Morandi, Low power implementation of a sigma delta decimation filter ffor cardiac application, IEEE Instrumentation and Measurement Technology Conference, pp. 750-755, Budapest, Hungary, May 21-23, 2001 https://doi.org/10.1109/IMTC.2001.928179
  6. R. W. Reitwiesner, Binary arithmetic, in Advances in Computers, New York: Academic, vol. 1, pp. 231-308, 1996
  7. K. Hwang, Computer Arithmetic: Principles, Architecture, and Design, New York: Wiley, 1979
  8. R. I. Hartley, Subexpression sharing in filters using canonic signed digit multipliers, IEEE Trans. Circuits and Systems-Ⅱ: Analog and Digital Signal Processing, vol. 43, No. 10, pp. 677-688, Oct. 1996 https://doi.org/10.1109/82.539000
  9. M. Tagyu, A. Nishihara, and N. Fujii, Fast FIR digital filter structures using minimal number of adders and its application to filter design, IEICE Trans. Fundamentals of Electronics Communications & Computer Sciences, vol. E79-A No. 8, pp. 1120-1129, Aug. 1996