• Title/Summary/Keyword: Phase-averaging

Search Result 125, Processing Time 0.027 seconds

ANALYSIS OF TWOPHASE FLOW MODEL EQUATIONS

  • Jin, Hyeonseong
    • Honam Mathematical Journal
    • /
    • v.36 no.1
    • /
    • pp.11-27
    • /
    • 2014
  • In this paper, we propose closures for multi-phase flow models, which satisfy boundary conditions and conservation constraints. The models governing the evolution of the fluid mixing are derived by applying an ensemble averaging procedure to the microphysical equations characterized by distinct phases. We consider compressible multi species multi-phase flow with surface tension and transport.

Extraction Method of Ultrasound Spectral Information using Phase-Compensation and Weighted Averaging Techniques (위상 보상과 가중치 평균을 이용한 의료 초음파 신호의 주파수 특성 추출 방법)

  • Kim, Hyung-Suk;Yi, Joon-Hwan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.4
    • /
    • pp.959-966
    • /
    • 2010
  • Quantitative ultrasound analysis provides fundamental information of various ultrasound parameters using spectral information of the short-gated radiofrequency(RF) data. Therefore, accurate extraction of spectral information from backscattered RF signal is crucial for further analysis of medical ultrasound parameters. In this paper, we propose two techniques for calculating a more accurate power spectrum which are based on the phase-compensation using the normalized cross-correlation to minimize estimation errors due to phase variations, and the weighted averaging technique to maximize the signal-to-noise ratio(SNR). The simulation results demonstrate that the proposed method estimates better results with 10% smaller estimation variances compared to the conventional methods.

A Novel Scheme for Sliding-Mode Control of DC-DC Converters with a Constant Frequency Based on the Averaging Model

  • He, Yiwen;Xu, Weisheng;Cheng, Yan
    • Journal of Power Electronics
    • /
    • v.10 no.1
    • /
    • pp.1-8
    • /
    • 2010
  • A new scheme for sliding-mode control (SMC) of DC-DC converters with a constant switching frequency is proposed. The scheme is based on the averaging model and the output signal of the controller is $d^+$ or $d^-$ instead of the on or off signal of a direct sliding-mode (SM) controller or the continuous signal d = $u_{eq}$ of an indirect SM controller. Two approaches using the new scheme are also proposed and the design procedures for a buck converter are given in detail. The first approach called constant $d^+$ and $d^-$ SMC is simple, cost effective and dynamically fast. In order to improve the dynamic characteristics of the reaching phase and to alleviate chattering, the second approach called reaching law SMC is also presented. Analyses and simulation results demonstrate the feasibility of the proposed scheme.

Fast Sequential Least Squares Design of FIR Filters with Linear Phase (고속순차 최소자승법에 의한 선형위상 유한응답 여파기의 설계)

  • 선우종성
    • Proceedings of the Acoustical Society of Korea Conference
    • /
    • 1987.11a
    • /
    • pp.79-81
    • /
    • 1987
  • In this paper we propose a fast adaptive least squares algorithm for linear phase FIR filters. The algorithm requires 10m multiplications per data point where m is the filter order. Both linear phase cases with constant phase delay and constant group delay are examined. Simulation results demonstrate that the proeposed algorithm is superior to the LMS gradient algorithm and the averaging scheme used for the modified fast Kalman algorithm.

  • PDF

Three Dimensional Flow Structure under Rotating Stall in an Axial Flow Fan (주기적 선회실속이 발성하는 축류홴의 3차원 유동구조)

  • Kang, Chang Sik;Shin, You Hwan;Kim, Kwang Ho
    • 유체기계공업학회:학술대회논문집
    • /
    • 2002.12a
    • /
    • pp.105-110
    • /
    • 2002
  • Experimental study was conducted to reveal the instability such as leakage flow and rotating stall in an axial flow fan. For this study, unsteady total pressure probe and multi-hole pressure probe were specially designed for measuring the flow field upstream and downstream of rotor. The measured pressure signal was analyzed by Single and Double Phase Locked Averaging Technique. From the result of total pressure fields at inlet and outlet of the rotor, the useful information on the structure of the stall cell in radial direction was provided. Also, detailed flow measurements were carried out with a specially designed high frequency multi-hole pressure probe, providing some insight to the leakage flow and their interation.

  • PDF

A Study of Failure Mode for 3 Phase VSI by Power Loss Averaging Technique (전력 손실 평균화 기법에 의한 3상 전압형 인버터의 소손 모드에 관한 연구)

  • Cho, S.E.;Park, S.J.
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.59 no.3
    • /
    • pp.575-580
    • /
    • 2010
  • This paper is to design an optimum power conversion device for the system required for development of a low cost 3-phase power inverter. For this purpose, in order to meet with endurance required by the industry, failure mode is standardized to guarantee lifetime of a power semiconductor by monitoring real time power loss and to facilitate failure mode analysis. As normality of heat loss of a power semiconductor is identified remaining in a certain range by comparing heat rise slope between that is calculated by using average current or average loss and that is measured at a heat sink, its feasibility is confirmed by experiment.

Analysis of the Three Phase Inductor-Converter Bridge Circuit by Means of State-Space Averaging Method (상태변수평균화법에 의한 삼상ICB회로 해석)

  • Park, Min-Ho;Hong, Soon-Chan;Oh, Soo-Hong
    • Proceedings of the KIEE Conference
    • /
    • 1988.11a
    • /
    • pp.394-398
    • /
    • 1988
  • In this paper, the time-averaged behavior of the three-phase Inductor-Converter Bridge (ICB) circuit has been analyzed by using the state-space averaging method. The results are in closed form far from the results obtained by using the Fourier series. Therefore, the computational difficulties of the infinite Fourier series can be avoided and the results derived in this paper are available especially in real time control. Unlike the SFC, $S^{4}LCL$, DFC and other circuits which have time varying switching intervals for a constant time-averaged value of coil voltage, the ICB circuits operate with a clock-driven sequence of gate pulses which have constant switching intervals.

  • PDF

Experimental Study on the Behavior of Stall Cell in an Axial Flow Fan (축류송풍기의 실속셀 거동에 관한 실험적 연구)

  • Shin You Hwan;Kim Kwang Ho;Kang Chang Sik
    • Proceedings of the KSME Conference
    • /
    • 2002.08a
    • /
    • pp.643-646
    • /
    • 2002
  • Experimental study was conducted to reveal the flow mechanism under rotating stall in an axial flow fan. For this study unsteady pressure was measured using high frequency pressure transducers mounted on the casing wall of rotor passage and total pressure fields were measured at the rotor upstream and downstream. The measured pressure signal was analyzed by Wavelet Transform and Double Phase Locked Averaging Technique. From the result of unsteady pressure field of the casing wall, one period of rotating stall was divided into three zones and the flow characteristics on each zone were described in detail. The pressure field was also analyzed in terms of the pressure distribution along pressure side and suction side of blade tip. From the result of total pressure fields at inlet and outlet of the rotor, the useful information on the characteristics of the stall cell in radial direction was provided.

  • PDF

A CMOS Phase-Locked Loop with 51-Phase Output Clock (51-위상 출력 클록을 가지는 CMOS 위상 고정 루프)

  • Lee, Pil-Ho;Jang, Young-Chan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.2
    • /
    • pp.408-414
    • /
    • 2014
  • This paper proposes a charge-pump phase-locked loop (PLL) with 51-phase output clock of a 125 MHz target frequency. The proposed PLL uses three voltage controlled oscillators (VCOs) to generate 51-phase clock and increase of maximum operating frequency. The 17 delay-cells consists of each VCO, and a resistor averaging scheme which reduces the phase mismatch among 51-phase clock combines three VCOs. The proposed PLL uses a 65 nm 1-poly 9-metal CMOS process with 1.0 V supply. The simulated peak-to-peak 지터 of output clock is 0.82 ps at an operating frequency of 125 MHz. The differential non-linearity (DNL) and integral non-linearity (INL) of the 51-phase output clock are -0.013/+0.012 LSB and -0.033/+0.041 LSB, respectively. The operating frequency range is 15 to 210 MHz. The area and power consumption of the implemented PLL are $580{\times}160{\mu}m^2$ and 3.48 mW, respectively.

A Modeling and Analysis of Poly-phase dc/dc Converter (다상화 dc/dc converter의 모델링 및 해석)

  • Kim, Yang-Mo
    • Proceedings of the KIEE Conference
    • /
    • 1991.07a
    • /
    • pp.512-515
    • /
    • 1991
  • The advantages of poly-phase converter are to be able to reduce the ripple current and to lessen the weight of power inductors. This paper is derived the equivalent circuit, dc of and ac modeling circuit of a 3-phase multiple buck converter by using state space representation and averaging techniche. Futhermore, it is represented the equivalent circuits according to the duty cycle.

  • PDF