• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.44 no.5
• /
• pp.62-70
• /
• 2007

In this paper, the boost Power Factor Correction(PFC) technique for Direct Torque Control(DTC) of brushless DC motor drive in the constant torque region is implemented on a TMS320F2812DSP. Unlike conventional six-step PWM current control, by properly selecting the inverter voltage space vectors of the two-phase conduction mode from a simple look-up table at a predefined sampling time, the desired quasi-square wave current is obtained, therefore a much faster torque response is achieved compared to conventional current control. Furthermore, to eliminate the low-frequency torque oscillations caused by the non-ideal trapezoidal shape of the actual back-EMF waveform of the BLDC motor, a pre-stored back-EMF versus position look-up table is designed. The duty cycle of the boost converter is determined by a control algorithm based on the input voltage, output voltage which is the dc-link of the BLDC motor drive, and inductor current using average current control method with input voltage feed-forward compensation during each sampling period of the drive system. With the emergence of high-speed digital signal processors(DSPs), both PFC and simple DTC algorithms can be executed during a single sampling period of the BLDC motor drive. In the proposed method, since no PWM algorithm is required for DTC or BLDC motor drive, only one PWM output for the boost converter with 80 kHz switching frequency is used in a TMS320F2812 DSP. The validity and effectiveness of the proposed DTC of BLDC motor drive scheme with PFC are verified through the experimental results. The test results verify that the proposed PFC for DTC of BLDC motor drive improves power factor considerably from 0.77 to as close as 0.9997 with and without load conditions.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.10 no.4
• /
• pp.356-362
• /
• 2005

In this paper, in order to develop a simple and high efficient ballast without an external ignitor, a half-bridge type ballast with a coupled inductor and a frequency controlled synchronous rectifier is proposed. The Internal LC resonance of the buck converter is used to generate a high voltage pulse for the ignition, and the coupled inductor filter is used for steady state ripple cancellation. Also, a synchronous buck converter is applied for the DC/DC converter stage. In order to improve the efficiency of the ballast, a frequency control method is proposed. This scheme reduces a circulation current and trun off loss of the MOSFET switch on the constant power operation, which results in increase of the efficiency of the ballast system about 4$\%$, compared to a fixed frequency control. It consists a 2-stage version ballast with a PFC circuit. The results are verified nth hardware experiments.

• Journal of Power Electronics
• /
• v.15 no.2
• /
• pp.309-318
• /
• 2015

This study proposes a dual-output single-stage bridgeless single-ended primary-inductor converter (DOSSBS) that can completely remove the front-end full-bridge alternating current-direct current rectifier to accomplish power factor correction for universal line input. Without the need for bridge diodes, the proposed converter has the advantages of low component count and simple structure, and can thus significantly reduce power loss. DOSSBS has two uncommon output ports to provide different voltage levels to loads, instead of using two separate power factor correctors or multi-stage configurations in a single stage. Therefore, this proposed converter is cost-effective and compact. A magnetically coupled inductor is introduced in DOSSBS to replace two separate inductors to decrease volume and cost. Energy stored in the leakage inductance of the coupled inductor can be completely recycled. In each line cycle, the two active switches in DOSSBS are operated in either high-frequency pulse-width modulation pattern or low-frequency rectifying mode for switching loss reduction. A prototype for dealing with an $85-265V_{rms}$ universal line is designed, analyzed, and built. Practical measurements demonstrate the feasibility and functionality of the proposed converter.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.65 no.5
• /
• pp.843-850
• /
• 2016

In this paper, we propose a digital controller design process for the interleaved type of a boost PFC (Power Factor Correction) converter which can disperse the heat of the switching devices due to the interleaved topology. We establish a mathematical model of a boost PFC converter and propose a controller design method based on the root locus. The performance of the designed controller is verified by simulations. The measurement of the input voltage, inductor currents, and the converter output link voltage are needed for the control of the converter system which consists of a power unit and a control unit where a high-performance 32-bit microcontroller is used. The adjustment of A/D conversion timing is also needed to avoid high frequency noise generated when the switches on/off. It is illustrated by the real experiments that the designed control system with the properly adjusted ADC timing satisfies the given performance specifications of the interleaved boost PFC converter in the on-board slow battery charger.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.18 no.6
• /
• pp.183-190
• /
• 2004

This paper proposes a methodology to solve problems upon the circuit design applied to inductor load by applying a circuit to improve power factor with is partial switching PFC module to the power supply system for cooling/heating inverter air conditioner and by designing an input power section in compliance with IEC555-2 on the basis of better input power factor and minimized harmonic components of current. On the other hand, this paper suggested how to control the increase of output voltage along with tぉw current waves and partial switching PFC circuit as well, which can provide the output as twice as input voltage This study applied a method to control the compressors of air conditioner by means of increased the voltage applicable to compressor motor by lowering switching number conclusively, it could solve questions about efficiency, economics, electronic noise and so forth. and so that the reasonable voltage for running moor could be set up along with lower power consumption of air conditioner than estimated It was demonstrated that total sum of energy efficiency to operate system was increased to the extent of valid level. And all this merits and appropriateness was proved by computer simulation and experience.

• Journal of Power Electronics
• /
• v.4 no.1
• /
• pp.56-63
• /
• 2004

A new driving circuit for the SPSS (Single-Pulse Soft-Switching) PFC converter is proposed. The switching device of a SPSS converter switches once in every half cycle of an AC commercial power source. Therefore, it can be solved many problems caused by the high frequency operation. The proposed SPSS converter achieves the soft-switching operation and the EMI noise can be reduced. The resonant capacitor voltage supplies to the resonant inductor even if the input AC voltage is the vicinity of zero cross voltage. Then, the power factor and input current waveform can be improved without delay time. A new driving circuit achieves the operation of SPSS converter by one switching drive circuit. The proposed converter can be satisfied the IEC standard sufficiently

• Proceedings of the KIEE Conference
• /
• 1996.07a
• /
• pp.259-261
• /
• 1996

In this paper, active input filter for power factor correction(PFC) circuit employing ripple arrent and voltage cancellation is proposed to reduce filter's size and cost, and to make filter design easy. Switching ripple current and voltage can be sensed through the secondary windings of filter inductor. Single stage passive filter can achieve high order filter characteristics by using active ripple current and voltage cancellation technique. Conventional high order passive filter and its problems are suggested. Analysis of active filter and design procedure are detailed. Simulation result is presented to verify high order filter characteristics of proposed scheme.

• Proceedings of the KIPE Conference
• /
• 2003.07b
• /
• pp.1002-1007
• /
• 2003

A new driving circuit for the SPSS (Single-Pulse Soft-Switching) PFC converter is proposed. The switching device of a SPSS converter switches once In every half cycle of an AC commercial power source. Therefore, it can be solved many problems caused by the high frequency operation. The proposed SPSS converter achieves the soft-switching operation and the EMI noise can be reduced. The resonant capacitor voltage supplies to the resonant inductor even if the input AC voltage is the vicinity of zero cross voltage. Then, the power factor and input current waveform can be improved without delay time. A new driving circuit achieves the operation of SPSS converter by one switching drive circuit. The proposed converter can be satisfied the IEC standard sufficiently.

• Journal of Power Electronics
• /
• v.14 no.5
• /
• pp.874-881
• /
• 2014

This study presents a single-phase power factor correction AC-DC converter that operates in discontinuous conduction mode. This converter uses the pulse-width modulation technique to achieve almost unity power factor and low total harmonic distortion of input current for universal input voltage $90V_{rms}$ to $264V_{rms}$) applications. The converter has a simple structure and electrical isolation. The magnetizing-inductor energy of the transformer can be recycled to the output without an additional third winding. The steady-state analysis of voltage gain and boundary operating conditions are discussed in detail. Finally, experimental results are shown to verify the performance of the proposed converter.

• Journal of Power Electronics
• /
• v.12 no.5
• /
• pp.708-714
• /
• 2012

This paper presents a new interleaved pulse-width modulation (PWM) boost-flyback converter to achieve power factor correction (PFC) and regulate DC bus voltage. The adopted boost-flyback converter has a high voltage conversion ratio to overcome the limit of conventional boost or buck-boost converter with narrow turn-off period. The proposed converter has wide turn-off period compared with a conventional boost converter. Thus, the higher output voltage can be achieved in the proposed converter. The interleaved PWM can further reduce the input and output ripple currents such that the sizes of inductor and capacitor are reduced. Since boundary conduction mode (BCM) is adopted to achieve power factor correction, power switches are turned on at zero current switching (ZCS) and switching losses are reduced. The circuit configuration, principle operation, system analysis, and design consideration of the proposed converter are presented in detail. Finally, experiments conducted on a laboratory prototype rated at 500W were presented to verify the effectiveness of the converter.