• Proceedings of the KIEE Conference
• /
• 1993.07b
• /
• pp.1295-1297
• /
• 1993

Properties of oxynitride films oxidized by $N_2O$ gas after thermal oxidation and $N_2O$ oxide films directly oxidized using $N_2O$ gas on the bare silicon wafer have been studied. Through the AES analysis, Nitrogen pile-up at the interface of Si/oxynitride and Si/$N_2O$ oxide has observed. Also, it could be presumed that there are differences in the mechanism of the growth of film by observing film growth. $N_2O$ oxide and oxynitride films have the self-limited characteristics. Therefore, it will be possible to obtain ultra-thin films. Nitrogen pile-up at the interfaces Si/oxynitride and Si/$N_2O$ oxide strengthens film structure and improves dielectric reliability. Although fixed charge densities and interface trap densities of $N_2O$ oxide and oxynitride films has somewhat higher than those of thermal $SiO_2,\;N_2O$ oxide and oxynitride films showed improved I-V characteristics and constant current stress.

• Korean Journal of Materials Research
• /
• v.12 no.2
• /
• pp.117-120
• /
• 2002

We investigated the possibility of direct bonding of the Si ∥SiO$_2$/Si$_3$N$_4$∥Si wafers for Oxide-Nitride-Oxide(ONO) gate oxide applications. 10cm-diameter 2000$\AA$-thick thermal oxide/Si(100) and 500$\AA$-Si$_3$N$_4$LPCVD/Si (100) wafers were prepared, and wet cleaned to activate the surface as hydrophilic and hydrophobic states, respectively. Cleaned wafers were premated wish facing the mirror planes by a specially designed aligner in class-100 clean room immediately. Premated wafer pairs were annealed by an electric furnace at the temperatures of 400, 600, 800, 1000, and 120$0^{\circ}C$ for 2hours, respectively. Direct bonded wafer pairs were characterized the bond area with a infrared(IR) analyzer, and measured the bonding interface energy by a razor blade crack opening method. We confirmed that the bond interface energy became 2,344mJ/$\m^2$ when annealing temperature reached 100$0^{\circ}C$, which were comparable with the interface energy of homeogenous wafer pairs of Si/Si.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.22 no.2
• /
• pp.101-106
• /
• 2009

In this paper, Thin films of $HfO_2$/Hf were deposited on p-type wafer by Atomic Layer Deposition (ALD). We studied the electrical and material characteristics of $HfO_2$/Hf/Si MOS capacitor depending on thickness of Hf metal layer. $HfO_2$ films were deposited using TEMAH and $O_3$ at $350^{\circ}C$. Samples were then annealed using furnace heating to $500^{\circ}C$. Round-type MOS capacitors have been fabricated on Si substrates with $2000\;{\AA}$-thick Pt top electrodes. The composition rate of the dielectric material was analyzed using TEM (Transmission Electron Microscopy), XRD (X-ray Diffraction) and XPS (X-ray Photoelectron Spectroscopy). Also the capacitance-voltage (C-V), conductance-voltage (G-V), and current-voltage (I-V) characteristics were measured. We calculated the density of oxide trap charges and interface trap charges in our MOS device. At the interface between $HfO_2$ and Si, both Hf-Si and Hf-Si-O bonds were observed, instead of Si-O bond. The sandwiched Hf metal layer suppressed the growing of $SiO_x$ layer so that $HfSi_xO_y$ layer was achieved. And finally, the generation of both oxide trap charge and interface trap charge in $HfO_2$ film was reduced effectively by using Hf metal layer.

• Journal of the Microelectronics and Packaging Society
• /
• v.11 no.2 s.31
• /
• pp.29-35
• /
• 2004

Hafnium-oxide gate dielectric films deposited by a metal organic chemical vapor deposition technique on a $N_2-plasma$ treated SiNx and a hydrogen-terminated Si substrate have been investigated. In the case of $HfO_2$ film deposited on a hydrogen-terminated Si substrate, suppressed crystallization with effective carbon impurity reduction was obtained at $450^{\circ}C$. X-ray photoelectron spectroscopy indicated that the interface layer was Hf-silicate rather than phase separated Hf-silicide and silicon oxide structure. Capacitance-voltage measurements show equivalent oxide thickness of about 2.6nm for a 5.0 nm $HfO_2/Si$ single layer capacitor and of about 2.7 nm for a 5.7 nm $HfO_2/SiNx/Si$ stack capacitor. TEM shows that the interface of the stack capacitor is stable up to $900^{\circ}C$ for 30 sec.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.02a
• /
• pp.41-41
• /
• 2011

Flash memory에서 tunnel oxide film은 electron tunnelling 현상을 이용하여 gate에 전하를 전달하는 통로로 사용되고 있다. 특히, tunnel oxide film 내부의 charge trap 현상과 불순물이 소자 특성에 직접적인 영향을 주고 있어, 후속 N2O/NO 열처리 공정에서 SiO2/Si 계면에 nitrogen을 주입하여 tunnel oxide film 특성을 개선하고 있다. 따라서 N2O/NO 열처리 공정 최적화를 위해서는 tunnel oxide film 내 N 농도와 분포에 대한 정확한 평가가 필수적이다[1]. 본 실험에서는 low energy magnetic SIMS를 이용하여 N2O로 열처리된 tunnel oxide film 내의 N농도를 보다 정확하게 평가하고자 하였다. 사용된 시료는 Si substrate에 oxidation 이후 N2O 열처리를 진행하여 tunnel oxide를 형성시켰으며, 분석 impact energy는 surface effect최소화와 최상의 depth resolution 확보를 위해 250eV를 사용하였으며, matrix effect와 mass interference를 방지하기 위해 MCs+ cluster mode[2]로 CsN signal를 검출하였다. 실험 결과, 특정 primary beam 입사각도에서 nitrogen depth resolution 저하 현상이 발생하였고, SIMS crater 표면이 매우 거칠게 나타났다. 이에, Depth resolution 저하 현상을 개선하기 위해 극한의 glancing 입사각 조건으로 secondary extraction voltage 변화를 통해 depth resolution이 개선되는 최적의 impact energy와 primary beam 입사각 조건을 확보하였다. 그 결과 nitrogen의 depth resolution은 1.6nm의 depth resolution을 확보하였으며, 보다 정확한 N 농도와 분포를 평가할 수 있게 되었다.

• Journal of the Microelectronics and Packaging Society
• /
• v.15 no.4
• /
• pp.25-29
• /
• 2008

Reliability and performance in metal gate/high-k device with multiple gate dielectrics were investigated. MOSFETs with a thin $HfSiO_x$ layer on a thermal Si02 dielectric as gate dielectrics exhibit excellent mobility and low interface trap density. However, the distribution of threshold voltages of $HfSiO_x/SiO_2$ stack devices were wider than those of $SiO_2$ and $HfSiO_x$ single layer devices due to the penetration of Hf and/or intermixing of $HfSiO_x$ with underlying $SiO_2$. The results of TZDB and SILC characteristics suggested that a certain portion of $HfSiO_x$ layer reacted with the underlying thick $SiO_2$ layer, which in turn affected the reliability characteristics.

• Journal of the Korean institute of surface engineering
• /
• v.33 no.1
• /
• pp.3-9
• /
• 2000

Arc-melted alloys of TiAl-(o.25, 0.5, 1.0at%) Si were isothermally oxidized at 800, 900 and $1000^{\circ}C$ in air for 60hr. It was found that the oxidation resistance of the prepared TiAl-Si alloys was much better than that of pure TiAl, being progressively increasing with an increase in the Si content. This was attributed to the formation of $SiO_2$in addition to ($TiO_2$+$Al_2$$O_3$) oxides which formed in TiAl alloys with and without silicon additions. However, the silica formation within the oxide layer unfortunately accelerated the oxide scale spallations. During oxidation, all the elements in the base alloy diffused outward, whereas oxygen from the atmosphere diffused inward. The oxides were primarily composed of an outer thick $TiO_2$layer, an intermediate diffuse $Al_2$$O_3$layer and an inner $TiO_2$layer. A small amount of $SiO_2$was present all over the oxide scale and some voids were found around the intermediate layer.

• Current Photovoltaic Research
• /
• v.12 no.2
• /
• pp.31-36
• /
• 2024

Passivating contacts are a promising technology for achieving high efficiency Si solar cells by reducing direct metal/Si contact. Among them, a polysilicon (poly-Si) based passivating contact solar cells achieve high passivation quality through a tunnel oxide (SiO_x) and poly-Si. In poly-Si/SiO_x based solar cells, the passivation quality depends on the amount of dopant in-diffused into the bulk-Si. Therefore, our study fabricated cells by inserting silicon oxide (SiO₂) as a doping barrier before doping and analyzed the barrier effect of SiO₂. In the experiments, p⁺ poly-Si was formed using spin on dopant (SOD) method, and samples ware fabricated by controlling formation conditions such as existence of doping barrier and poly-Si thickness. Completed samples were measured using quasi steady state photoconductance (QSSPC). Based on these results, it was confirmed that possibility of achieving high V_oc by inserting a doping barrier even with thin poly-Si. In conclusion, an improvement in implied V_oc of up to approximately 20 mV was achieved compared to results with thicker poly-Si results.

• Proceedings of the KIEE Conference
• /
• 1994.11a
• /
• pp.246-248
• /
• 1994

The Electrical properties of thin $SiO_2$ film by rapid thermal processing have been investigated and this film has been compared with thermal $SiO_2$ film by furnace. The RTO(rapid thermal oxide) film annealed in Ar ambient represent more superior properties than thermal $SiO_2$ film by furnace at breakdown field and leakage current. The RTO(rapid thermal oxide) film annealed in $NH_3$ ambient represent more inferior properties than thermal $SiO_2$ film by furnace at electrical properties, but the capacitance was improved 15-25% than the conventional oxide film.

• Korean Journal of Materials Research
• /
• v.19 no.1
• /
• pp.37-43
• /
• 2009

Silicon dioxide as gate dielectrics was grown at $400^{\circ}C$ on a polycrystalline Si substrate by inductively coupled plasma oxidation using a mixture of $O_2$ and $N_2O$ to improve the performance of polycrystalline Si thin film transistors. In conventional high-temperature $N_2O$ annealing, nitrogen can be supplied to the $Si/SiO_2$ interface because a NO molecule can diffuse through the oxide. However, it was found that nitrogen cannot be supplied to the Si/$SiO_2$ interface by plasma oxidation as the $N_2O$ molecule is broken in the plasma and because a dense Si-N bond is formed at the $SiO_2$ surface, preventing further diffusion of nitrogen into the oxide. Nitrogen was added to the $Si/SiO_2$ interface by the plasma oxidation of mixtures of $O_2/N_2O$ gas, leading to an enhancement of the field effect mobility of polycrystalline Si TFTs due to the reduction in the number of trap densities at the interface and at the Si grain boundaries due to nitrogen passivation.