• 제목/요약/키워드: Over voltage protection circuit

검색결과 68건 처리시간 0.025초

0.18um CMOS 공정을 이용한 강압형 DC-DC 컨버터 보호회로 구현 및 측정 (Implementation and Measurement of Protection Circuits for Step-down DC-DC Converter Using 0.18um CMOS Process)

  • 송원주;송한정
    • 한국산업융합학회 논문집
    • /
    • 제21권6호
    • /
    • pp.265-271
    • /
    • 2018
  • DC-DC buck converter is a critical building block in the power management integrated circuit (PMIC) architecture for the portable devices such as cellular phone, personal digital assistance (PDA) because of its power efficiency over a wide range of conversion ratio. To ensure a safe operation, avoid unexpected damages and enhance the reliability of the converter, fully-integrated protection circuits such as over voltage protection (OVP), under voltage lock out (UVLO), startup, and thermal shutdown (TSD) blocks are designed. In this paper, these three fully-integrated protection circuit blocks are proposed for use in the DC-DC buck converter. The buck converter with proposed protection blocks is operated with a switching frequency of 1 MHz in continuous conduction mode (CCM). In order to verify the proposed scheme, the buck converter has been designed using a 180 nm CMOS technology. The UVLO circuit is designed to track the input voltage and turns on/off the buck converter when the input voltage is higher/lower than 2.6 V, respectively. The OVP circuit blocks the buck converter's operation when the input voltage is over 3.3 V, thereby preventing the destruction of the devices inside the controller IC. The TSD circuit shuts down the converter's operation when the temperature is over $85^{\circ}C$. In order to verify the proposed scheme, these protection circuits were firstly verified through the simulation in SPICE. The proposed protection circuits were then fabricated and the measured results showed a good matching with the simulation results.

환상형 분산전원 단지 보호를 위한 전압제어 과전류 계전기 (Voltage-controlled Over-current Relay for Loop-connected Distributed Generators)

  • 김태희;강상희
    • 전기학회논문지
    • /
    • 제65권12호
    • /
    • pp.1979-1985
    • /
    • 2016
  • A protection algorithm using a voltage-controlled overcurrent element for a looped collection circuit in a wind farm is suggested in this paper. Because the proposed algorithm uses voltage relaying signals as well as current relaying signals, any fault in the looped collection circuit can be cleared by voltage-controlled overcurrent relays located at the two adjacent relaying points, the nearest place in each direction from the fault point. The algorithm can also distinguish the external faults which occur at the outside of a wind farm from the internal faults. It means that the proposed algorithm can provide the proper ability of protection coordination to the relays in the looped collection circuits of a large wind farm. The performance of the proposed algorithm is verified under various fault conditions using PSCAD/EMTDC simulations.

Protection Circuit Module에 최적화된 60 V급 TDMOSFET 최적화 설계에 관한 연구 (Study on Design of 60 V TDMOSFET for Protection Circuit Module)

  • 이현웅;정은식;오름;성만영
    • 한국전기전자재료학회논문지
    • /
    • 제25권5호
    • /
    • pp.340-344
    • /
    • 2012
  • Protected Circuit Module protects battery from over-charge and over-discharge, also prevents accidental explosion. Therefore, power MOSFET is essential to operate as a switch within the module. To reduce power loss of MOSFET, the on state voltage drop should be lowered and the switching time should be shorted. However there is trade-off between the breakdown voltage and the on state voltage drop. The TDMOS can reduce the on state voltage drop. In this paper, effect of design parameter variation on electrical properties of TDMOS, were analyzed by computer simulation. According to the analyzed results, the optimization was performed to get 65% higher breakdown voltage and 17.4% on resistance enhancement.

소형 휴대기기용 DC-DC 변환기를 위한 전압 보호회로 설계 (Design of a Voltage Protection Circuit for DC-DC Converter of the Potable Device Application)

  • 박호종;허윤석;박용수;김남태;송한정
    • 전자공학회논문지 IE
    • /
    • 제49권1호
    • /
    • pp.18-23
    • /
    • 2012
  • 본 논문에서 소형 휴대기기용 DC-DC 변환기를 위한 전압보호회로를 설계 하였다. 제안하는 전압보호회는 저전압 보호회로(UVLO)와 고전압 보호회로(OVP) 로 구성되며, 비교기와 바이어스 회로를 사용하여 구현하였다. XFAB $1{\mu}m$ CMOS 공정을 SPICE 모의실험을 통하여 특성 확인을 하였다. 모의실험 결과, 저전압 보호회로(UVLO)는 입력 전압이 4.8 V 이상이 되면 턴-온 되며, 4.2 V 이하가 되면 턴-오프가 되어 저전압의 입력전압이 인가될 때 회로의 오작동을 막을 수 있다. 고전압 보호회로(OVP)는 기준전압 3.8V 이상의 출력전압이 발생하였을 때 회로를 차단하여 소자의 파괴를 막아 안정성과 신뢰성을 높일 수 있다. 또 가상의 DC-DC 변환기 제어회로에 연결한 결과 전압의 이상에 따른 전압보호회로의 동작여부를 확인하였다. 본 논문에서 제안하는 전압보호회로는 DC-DC 변환기의 보호회로 셀로 유용하게 사용 될 것으로 사료된다.

Fault Detection 기능을 갖는 이오나이저 모듈용 게이트 구동 칩 설계 (Design of Gate Driver Chip for Ionizer Modules with Fault Detection Function)

  • 김홍주;하판봉;김영희
    • 전기전자학회논문지
    • /
    • 제24권1호
    • /
    • pp.132-139
    • /
    • 2020
  • 공기청정기에 사용되는 이오나이저 모듈은 권선형 transformer를 사용하여 방전전극인 HV+/HV-에 3.5KV/-4KV의 고전압을 공급하여 carbon fiber brush의 전계 방사에 의해 양이온과 음이온을 발생시킨다. 기존의 MCU를 이용한 이오나이저 모듈 회로는 PCB 사이즈가 크고 가격이 비싼 단점이 있고, 기존의 ring oscillator를 이용한 게이트 구동 칩은 oscillation 주기가 PVT(Process-Voltage-Temperature) 변동에 민감하고 HV+와 GND, HV-와 GND의 단락에 의한 fault detection 기능이 없으므로 화재나 감전의 위험이 있다. 그래서 본 논문에서는 7bit binary UP counter를 이용하여 PVT 변동이 있더라도 oscillation 주기를 조절하여 HV+ 전압이 목표 전압에 도달하게 한다. 그리고 HV+와 GND 사이의 단락을 검출하기 위한 HV+ short fault detection 회로, HV-와 GND 사이의 단락을 검출하기 위한 HV- short fault detection 회로와 HV+가 과전압 이상으로 올라가는 것을 검출하기 위한 OVP(Over-Voltage Protection) 회로를 새롭게 제안하였다.

저감된 DC Link Capacitor 부피를 가지는 역률 개선 Valley-Fill Flyback 컨버터의 설계 및 구현 (Practical Design and Implementation of a Power Factor Correction Valley-Fill Flyback Converter with Reduced DC Link Capacitor Volume)

  • 김세민;강경수;공성재;유혜미;노정욱
    • 전력전자학회논문지
    • /
    • 제22권4호
    • /
    • pp.277-284
    • /
    • 2017
  • For passive power factor correction, the valley fill circuit approach is attractive for low power applications because of low cost, high efficiency, and simple circuit design. However, to vouch for the product quality, two dc-link capacitors in the valley fill circuit should be selected to withstand the peak rectified ac input voltage. The common mode (CM) and differential mode (DM) choke should be used to suppress the electromagnetic interference (EMI) noise, thereby resulting in large size volume product. This paper presents the practical design and implementation of a valley fill flyback converter with reduced dc link capacitors and EMI magnetic volumes. By using the proposed over voltage protection circuit, dc-link capacitors in the valley fill circuit can be selected to withstand half the peak rectified ac input voltage, and the proposed CM/DM choke can be successfully adopted. The proposed circuit effectiveness is shown by simulation and experimentally verified by a 78W prototype.

$LC_SC_P$ 공진 타입의 하프 브리지 인버터 구조를 가지는 전자식 안정기 보호회로 설계 (Design of the Protection circuit for Electric ballast with $LC_SC_P$ resonance type Half-bridge Inverter)

  • 최현희;박종연
    • 전기학회논문지
    • /
    • 제58권8호
    • /
    • pp.1538-1543
    • /
    • 2009
  • The electric ballast for ceramic metal halide lamp needs a protection circuit to prevent from over voltage and over current in the case that the lamp or the electric ballast are in faults. In this paper, cost-effective and high performance protection circuit is proposed for the electric ballast. The proposed protection circuit is adapted to the electric ballast with $LC_SC_P$ resonance type half bridge inverter. The experimental results demonstrate that the proposed circuit can protect effectively under open and short fault conditions.

스너버 회로를 위한 TVS 소자의 활용 연구 (A Study on the application of TVS for snubber)

  • 이완윤;정교범
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2002년도 추계학술대회 논문집
    • /
    • pp.227-230
    • /
    • 2002
  • The switching device in an inductive circuit is stressed by the over-voltage at the turn-off time. Thus if the peak value of the over-voltage is not properly limited, the switching device may be broken. Therefore, the snubber circuit should be added to protect the switching device from the over-voltage. The circuit designer must be familiar with the design of the snubber This paper tests the possibility that TVS instead of the conventional snubber can be applied to the protection circuit of the switching device without using the complicated design equations, and shows that the rating of TVS can be easily selected by considering only several parameters of TVS. The experimental results show the reduced switching voltage of the switching device at the turn-off time.

  • PDF

LED 교통 신호등의 구동 회로 설계 및 특성 (Design and characteristics of operating circuit for the LED Traffic Signal Lamp)

  • 노경호;임병노;박종연
    • 한국조명전기설비학회:학술대회논문집
    • /
    • 한국조명전기설비학회 2005년도 춘계학술대회논문집
    • /
    • pp.106-110
    • /
    • 2005
  • In this paper, LED traffic signal lamp's operating circuit using Flyback converter and PFC IC has been presented. Most power conversion circuits use PFC IC for Power Factor Correction. The design parameter's value of Flyback converter has been proposed and the error amplifier which regulates the output voltage has been designed Besides, the under voltage protection circuit and the over voltage protection circuit for protecting the operating circuit kin unbalance of common electric power source and the temperature compensation circuit for fixed optical output power have been proposed.

  • PDF

회로보호용 반도체 소자의 구조적 특성 (Structure Properties of Semiconductor Devices to Protect Electronic Circuit)

  • 홍경진;민용기;조재철
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2001년도 하계학술대회 논문집
    • /
    • pp.373-376
    • /
    • 2001
  • When varistors for circuit protection is used at high voltage, it's operation properties were unstable because of leakage current and nonlinear coefficient with grain size. For the purpose of improving of ZnO varistor properties, high voltage ZnO varistor was fabricated with Y$_2$O$_3$addition. Electrical properties were investigated according to sintering conditions and mixing conditions. ZnO varistors was shown ohmic Properties when it's applied voltage was below critical voltage. It was shown non-ohmic properties over critical voltage, because current was increased with decreasing resistance.

  • PDF