• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년도 심포지엄 논문집 정보 및 제어부문
• /
• pp.60-62
• /
• 2006

This paper presents an efficient frequency offset (FO) estimation algorithm for the orthogonal frequency division multiplexing (OFDM) based wireless local area networks (WLANS). The packet preamble imformation is utilized on the high rate WLAN standards adopted by the IEEE 802.11a. We present FO estimation schemes using diversity. In the simulation results, we prove that the presented schemes can improve the estimation performance compared with the convolutional scheme.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.319-320
• /
• 2008

In this paper, we propose a new frequency offset estimation algorithm for DBO-CSS which is a standard for wireless personal area network (WPAN). In DBO-CSS, there can be several integer multiples of $2{\pi}$ in the phase rotation caused by the frequency offset because of the long time difference between the samples of differential relation and the high permissible frequency offset of the crystal oscillators between the transmitter and the receiver. In this paper, we propose an estimation algorithm by using the relationships of each sub-chirp signals to find the integer part without phase ambiguity.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 1999년도 추계종합학술대회 논문집
• /
• pp.963-966
• /
• 1999

This Paper describes the design of high speed and low power comparator based on the feed forward bias control. Major building blocks of this comparator are composed of input offset canceling circuit and feed forward bias control circuit. The usual offset canceling circuit cancels the offset voltages by storing them in capacitors using MOS switches, The comparator of this paper employs the bias control circuit which generates bias signal from the input signal. The bias signal is applied to the capacitors and keeps the transfer of chares in the capacitors in the minimal amount, therefore making the comparator operate in stable condition and reduce decision time. The comparator in this form has very samll area and power dissipation. Maximum sampling rate is 200 Ms/sec. The comparator is designed in 0.65${\mu}{\textrm}{m}$ technology and the offset is less than 0.5㎷.

• 제어로봇시스템학회논문지
• /
• 제19권2호
• /
• pp.125-130
• /
• 2013

Compared to OWR (One-Way Ranging) method that requires precise network time synchronization, TWR (Two-Way Ranging) method has advantages in building an indoor WPAN (Wireless Personal Area Network) location system with lower cost. However, clock offsets of nodes in WPAN system should be eliminated or compensated to improve location accuracy of the TWR method. Because conventional clock offset elimination methods requires multiple TWR transactions to reduce clock offset, they produce network traffic burden instead. This paper presents a clock offset estimation method that can reduce clock offset error with a single TWR transaction. After relative clock offsets of sensor nodes are estimated, clock offsets of mobile tags are estimated using a single TWR communication. Simulation results show that location accuracy of the proposed method is almost similar to the conventional clock offset elimination method, while its network traffic is about a half of the conventional method.

• 한국기계가공학회지
• /
• 제20권5호
• /
• pp.121-127
• /
• 2021

Reverse offset printing is considering as an emerging technology for printed electronics owing to its environmentally friendliness and cost-effectiveness. In reverse offset printing, selecting the materials for cliché and blanket is critical because of its minimum resolution, registration errors, aspect ratio of reliefs, pattern area, and reusability. Various materials such as silicon, quartz, glass, electroplated nickel plates, and imprinted polymers on rigid substrates can be used for the reverse offset printing of cliché. However, when new structures are designed for specific applications, new clichés need to re-fabricated each time employing multiple time-consuming and costly processes. Therefore, by modifying the blanket materials containing the printing ink, several new structures can be easily created using the same cliché. In this study, we investigated various elastomeric materials and evaluated their applicability for designing a highly stretchable blanket with controlled elastic deformation to implement tunable reverse offset printing.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2007년도 심포지엄 논문집 정보 및 제어부문
• /
• pp.483-484
• /
• 2007

In this paper, we describe a chip design technique for instrumentation amplifier using a nested-chopping technique. Conventional chopping technique uses a pair of chopper, but nested chopping technique uses two pairs of chopper to reduce residual offset and 1/f noise. The inner chopper pair removes the 1/f noise, while the outer chopper pair reduces the residual offset. Our instrumentation amplifier using a nested chopping technique has residual offset under 100 nV. We also implement very low frequency filter. Since this filter needs very large RC time constant, we use a technique named 'diode connected PMOS' to increase R with small die area. The total power consumption is 3.1 mW at the supply voltage of 3.3V with the 0.35um general CMOS technology. The die area of implemented chip was $530um{\times}300um$.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제16권6호
• /
• pp.825-831
• /
• 2016

In this paper, a transimpedance amplifier based on a new DC offset cancellation (DCOC) method is proposed for WCDMA/LTE applications. The proposed method applies a sample and hold mechanism to the conventional DCOC method with a DC feedback loop. It prevents the removal of information around the DC, so it avoids signal-to-noise ratio degradation. It also reduces area and power consumption. It was designed in a $0.13{\mu}m$ deep n-well CMOS technology and drew a maximum current of 1.58 mA from a 1.2 V supply voltage. It showed a transimpedance gain of $80dB{\Omega}$, an input-referred noise current lower than 0.9 pA/${\surd}$Hz, an out-of-band input-referred 3rd-order intercept point more than 9.5 dBm, and an output DC offset lower than 10 mV. Its area is $0.46mm{\times}0.48mm$.

• 센서학회지
• /
• 제29권2호
• /
• pp.123-127
• /
• 2020

In this paper, the estimation of the disparity for depth extraction in monochrome complementary metal-oxide-semiconductor (CMOS) image sensors with offset pixel apertures is presented. To obtain the depth information, the disparity information between two different channel data of the offset pixel apertures is required. The disparity is caused by the difference in the response angle between the left- and right-offset pixel aperture images. A depth map is implemented by the generated disparity. Therefore, the disparity is the most important factor for realizing 3D images from the designed CMOS image sensor with offset pixel apertures. The disparity is influenced by the pixel height and offset value of the offset pixel aperture. To confirm this correlation, the offset value is set to maximum within the pixel area, and the disparity values corresponding to the difference in the heights are calculated and compared. The disparity is derived using the camera-lens formula. Two monochrome CMOS image sensors with offset pixel apertures are used in the disparity estimation.

• 대한전자공학회논문지SD
• /
• 제47권3호
• /
• pp.18-27
• /
• 2010

본 논문에서는 offset self-calibration 기법을 적용한 7-bit 1GSPS folding-interpolation A/D 변환기를 제안한다. 제안하는 A/D 변환기는 folding rate 2, interpolation rate 8의 1+6 구조로 고속 동작에 적합하게 설계되었다. 또한 offset self-calibration 회로를 설계하여 공정 mismatch, 기생 저항, 기생 캐패시턴스 등에 의한 offset-voltage의 변화를 감소시켜 A/D 변환기의 성능 특성을 향상 시켰다. 제안하는 A/D 변환기는 1.2V 65nm 1-poly 6-metal CMOS 공정을 사용하여 설계 되었으며 유효 칩 면적은 $0.87mm^2$, 1.2V 전원전압에서 약 110mW의 전력소모를 나타내었다. 측정 결과 샘플링 주파수 800MHz, 입력 주파수 250MHz에서 39.1dB의 SNDR 특성을 보여주었으며, offset self-calibration 회로를 사용 하지 않은 A/D 변환기에 비해 SNDR이 약 3 dB 향상되었다.

• 한국통신학회논문지
• /
• 제37권5A호
• /
• pp.290-297
• /
• 2012

본 논문에서는 의료용 In-Body Wireless Body Area Network (WBAN) 시스템을 위한 Offset Phase Rotation Shift Keying (OPRSK) 및 Phase Silence Rotation Shift Keying (PSRSK) 변조 방식을 제안한다. 현재 IEEE에서는 인체통신을 위한 WBAN 시스템을 802.15. Task Group (TG) 6로 지정하고 이에 관한 표준화를 진행하고 있다. 최근에는 WBAN 시스템의 전력 효율 향상을 위해 Phase Silence Shift Keying (PSSK), Phase Silence Position Keying (PSPK), 및 Phase Rotation Shift Keying (PRSK) 등의 변조 방식들이 제안되었으나, 기존의 방식들은 비선형 증폭기에 의한 왜곡에 취약한 단점이 있다. 따라서 본 논문에서는 심볼 구간의 전력 분산 및 성상도의 위상 옵셋을 통해 최대 위상 전이 범위를 제한함으로써 비선형 왜곡에 강인한 OPRSK 및 PSRSK 방식을 제안하며, 다양한 성능 분석을 통해 제안된 방식의 우수성을 입증하였다.