• Journal of the Korean Society for Precision Engineering
• /
• v.26 no.9
• /
• pp.143-147
• /
• 2009

Inkjet printing makes use of ink droplets to form required patterns on a substrate. In order for the inkjet technology to produce reliable patterning tools, the jetting performance needs be controlled precisely. For controlling ink jetting performance, input waveform should be properly designed. In the past, the research was focused on designing dwell time of the input waveform for controlling jetting speed. However, the jetting performance is also closely related to rising and falling time. In this study, the effect of the rising and falling time on droplet speed will be investigated by measuring the droplet speed. In this study, the power OP amp (PA98A) was used in order to drive piezo inkjet head by amplifying the waveform generated from arbitrary function generator. The experimental results show that change of rising and falling time in the waveform not only affect the droplet speed but also optimal dwell time.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.13 no.6
• /
• pp.2484-2490
• /
• 2012

This study reports on the development and performance verification of cell simulation boards of simulator and the embedded program for board control of the battery management system (BMS) of electric vehicle (EV) cars, which manages the next-generation automotive lithium-ion battery pack. Here, we have improved the speed of the simulator by using operational (OP) amplifier and transistors that were connected in series. In addition, using a digital analog converter (DAC) in each channel, we have improved the performance by channel-to-channel isolation (isolation) as compared to the traditional methods. Furthermore, by constructing a current-limiting protection circuit, one can be protected from disturbance and, by utilizing a precision shunt resistor for the current sensor, we have increased the precision of the current control. In order to verify the performance of the developed simulator, we have performed the experiment 10 times, with values ranging from 0.5 V to 5 V, and a voltage drop step of 0.5 V. Significance analysis of experimental data, and repeatability tests were performed, showing an average standard deviation of 0.001~0.004 V, indicating high repeatability and high statistical significance of the current method and system.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.25 no.4B
• /
• pp.613-623
• /
• 2000

Digital TV tuner for 8-VSB modulation was developed with satisfying the requirements of ATSC. The double frequency conversion and the active tracking filter in the front-end were used to reduce interference of the adjacent channels and multi-channels, which suppress If beat and image band. However, it was impossible to get frequency mapping between tracking filter and first VCO(Voltage Controlled Oscillator) in the double conversion digital TV tuner differing from conventional NTSC tuner. This paper, therefore, suggests the available structure and a new method for automatic frequency selection by obtaining the mapping of frequency characteristic over tracking voltage and the combined hardware which compose of Micro-controller, EEPROM, D/A(Digital-to-Analog Converter), OP amp and switch driver to solve above problems.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.40 no.1
• /
• pp.17-22
• /
• 2016

A voice coil actuator with moving coil type for scanning mirror system of barcode reader has been developed. The actuator has a simple structure including a magnet, a coil and a pin. The performance of the actuator is analyzed by a linearized theoretical model. And the dynamic performance of the proposed actuator is predicted through motor constant and restoring constant obtained by finite element simulations. The theoretical model was verified by the prototype which has 64 Hz resonance frequency and 60 deg reflecting angle. We also discovered that that 3 V input can make the actuator rotate over 61.8 deg reflecting angle at 50 Hz resonance frequency. The proposed actuator can simplify its driving configuration because of its implementation of open-loop control.

• Proceedings of the IEEK Conference
• /
• 2005.11a
• /
• pp.777-780
• /
• 2005

모바일 오디오 적용을 위한 저전력 ${\Sigma}{\Delta}$ Modulator 에 대한 설계와 layout 을 보였다. 전체 구조는 3 차 단일 피드백 루프이며, 해상도는 16bit 을 갖는다. 샘플링 주파수에 따른 Over-sampling Ratio 는 128(46kHz) 또는 64(96kHz) 가 되도록 하였다. 차동 구조를 사용한 3 차 ${\Sigma}{\Delta}$ modulator 내의 적분기에 사용된 Op-Amp 는 DC-Gain 을 높이기 위해서 Gain-boosting 기법이 적용되었다. ${\Sigma}{\Delta}$ modulator 의 기준 전압은 전류 모드 Band-Gap Reference 회로에서 공급이 되며, PVT(Process, Voltage, Temperature) 변화에 따른 기준 전압의 편차를 보정하기 위하여, binary 3bit 으로 선택하도록 하였다. DAC 에서 사용되는 단위 커패시터의 mismatch 에 의한 성능 감소를 막기 위해, DAC 신호의 경로를 임의적으로 바꿔주는 scrambler 회로를 이용하였다. 4bit Quantizer 내부의 비교기 회로는 고해상도를 갖도록 설계하였고, 16bit thermometer code 에서 4bit binary code 변환시 발생하는 에러를 줄이기 위해 thermometer-to-gray, gray-to-binary 인코딩 방법을 적용하였다. 0.18um CMOS standard logic 공정 내 thick oxide transistor(3.3V supply) 공정을 이용하였다. 입력 전압 범위는 2.2Vp-p,diff. 이며, Typical process, 3.3V supply, 50' C 시뮬레이션 조건에서 2Vpp,diff. 20kHz sine wave 를 입력으로 할 때 SNR 110dB, THD 는 -95dB 이상의 성능을 보였고, 전류 소모는 6.67mA 이다. 또한 전체 layout 크기는 가로 1100um, 세로 840um 이다.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.4
• /
• pp.43-51
• /
• 2013

This paper presents a design and implementation of a low power switched-capacitor 3rd-order delta-sigma modulator for a digital hearing-aid application. The power consumption is reduced by minimizing the output swing of integrators through optimizing the coefficients of modulator architecture and using class-AB output operational amplifiers. The modulator was implemented in a 130nm CMOS technology, and measured to have 79dB of SNR(Signal-to-Noise Ratio) in the signal bandwidth between 100Hz and 10kHz with an oversampling ratio of 160. The power consumption was $60{\mu}W$ from 1.2V power supply and the modulator core occupied $0.53mm{\times}0.53mm$.

• Proceedings of the IEEK Conference
• /
• 2003.07b
• /
• pp.1093-1096
• /
• 2003

본 논문에서는, CMOS APS Image Sensor 내에 포함되어 회로의 면적을 줄인 새롭게 제안된 CMOS Bandgap Reference Bias Generator (BGR)를 온도 및 방사능에 대한 응답을 실험하였다. 제안된 BGR 회로의 설계 목표는 V/sub DD/는 2.5V이상이고, V/sub ref/는 0.75V ± 0.5mV 마진을 가지게 하는 것이다. 제안된 BGR회로는 Level Shifter를 갖는 Differential OP-amp단과 Feedback-Loop를 가지는 Cascode Current Mirror를 사용하여 저전압에서도 동작을 가능하게 하였으며, 높은 출력저항 특성을 가지도록 하였다. 제안된 BGR회로는 하이닉스 0.18㎛ ( triple well two-poly five-metal ) CMOS 공정을 이용하여 Test Chip을 제작하였다. 온도의 변화와 Co-60 노출조건 하에서 Total ionization dose (TID) effect된 BGR회로의 V/sub ref/를 측정하여, 이를 평가하였다. 온도에 대한 반응은, 25℃ 일 때의 V/sub ref/에 대해, 각각 45 ℃에서 0.128%. 70℃에서 0.768% 변화하였다. 그리고 온도가 25℃일 때 50krad와 100krad의 방사능을 조사 하였을 경우, V/sub ref/는 각각 2.466%, 그리고 4.612% 변화하였다.

• Korean Journal of Food Science and Technology
• /
• v.25 no.6
• /
• pp.764-768
• /
• 1993

This study was developed a computer-controlled automatic drying system. In order to control automatically the temperature, relative humidity weight of the sample, drying system with computer and connecting parts such as microcomputer, PC-Lab card, Op. Amp., and relay system were developed for controlling the heater, fan, humidifier and dehumidifier. Using this system, drying characteristic mechanism of ginseng were investigated. The increase of drying temperature decreased Hunter L value and increased a and b value. The hardness and shrinkage rate of white ginseng had a increasing tendency with the increase of drying temperature. Crude saponin content was not affected by drying temperature and relative humidity.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2012.10a
• /
• pp.848-851
• /
• 2012

In this paper, circuit of reducing the offset voltage in Op-amp, effectively, is newly proposed by using dual capacitor. Capacitors and MOS switches are added in proposed circuit to make up for the weak points of previous circuits ofr reducing the offset voltage in auto-zeroing method. Also, it is designed to reduce the offset voltage in high frequency range by using chopping method, effectively. Circuit simulation and layout are executed by TSMC 1.8V, 0.18um process. From the simulation results, it is verified that magnitude of offset voltage is under 5mV and proposed circuit is good for compensation of offset voltage better than previous auto-zeroing method.

• Journal of Advanced Marine Engineering and Technology
• /
• v.39 no.4
• /
• pp.473-477
• /
• 2015

In this paper, a commercial phosphorescent white light-emitting diode (WLED) visible light communication (VLC) system with an equalization circuit to achieve the high modulation bandwidth was designed and demonstrated. An analytical method to examine the performance of the equalizer was carried out using a general circuit-simulator, PSpice. The equalization circuit was composed of two passive filters with resisters and a capacitor and an active filter with an op-amp. Utilizing our post-equalization technology, the ~3.5 MHz bandwidth of phosphor WLED could be extended to ~25 MHz without using an optical blue-filter. In this VLC system with a single round-type WLED and a single PIN photo-diode, ASK data transmission up to 35 Mbps at a 1m free space distance was obtained. The resulting bit-error-rate was $7.6{\times}10^{-4}$, which is less than the forward error correction (FEC) limit of $3.8{\times}10^{-3}$.