• Title/Summary/Keyword: Non volatile memory device

Search Result 91, Processing Time 0.038 seconds

A Review: Comparison of Fabrication and Characteristics of Flexible ReRAM and Multi-Insulating Graphene Oxide Layer ReRAM (산화 그래핀을 절연층으로 사용한 유연한 ReRAM과 다층 절연층 ReRAM의 제작 방법 및 결과 비교)

  • Kim, Dong-Kyun;Kim, Taeheon;Yoon, Taehwan;Pak, James Jungho
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.65 no.8
    • /
    • pp.1369-1375
    • /
    • 2016
  • A rapid progress of the next-generation non-volatile memory device has been made in recent years. Metal/insulator/Metal multi-layer structure resistive RAM(ReRAM) has attracted a great deal of attention because it has advantages of simple fabrication, low cost, low power consumption, and low operating voltage. This paper describes the working principle of the ReRAM device, a review of fabrication techniques, and characteristics of flexible ReRAM devices using graphene oxide as an insulating layer and ReRAM devices using multi-layered insulator. The switching characteristics of the above ReRAM devices have been compared. The oxidized graphene could be employed as an insulator of next generation ReRAM devices.

Design and Implementation of Hybrid Hard Disk I/O System based on n-Block Prefetching for Low Power Consumption and High I/O Performance (저전력과 입출력 성능이 향상된 n-블록 선반입 기반의 하이브리드 하드디스크 입출력 시스템 설계 및 구현)

  • Yang, Jun-Sik;Go, Young-Wook;Lee, Chan-Gun;Kim, Deok-Hwan
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.36 no.6
    • /
    • pp.451-462
    • /
    • 2009
  • Recently, there are many active studies to enhance low I/O performance of hard disk device. The studies on the hardware make good progress whereas those of the system software to enhance I/O performance may not support the hardware performance due to its poor progress. In this paper, we propose a new method of prefetching n-blocks into the flash memory. The proposed method consists of three steps: (1)analyzing the pattern of read requests in block units; (2)determining the number of blocks prefetched to flash memory; (3)replacing blocks according to block replacement policy. The proposed method can reduce the latency time of hard disk and optimize the power consumption of the computer system. Experimental results show that the proposed dynamic n-block method provides better average response time than that of the existing AMP(Adaptive multi stream prefetching) method by 9.05% and reduces the average power consumption than that of the existing AMP method by 11.11%.

The growth YMnO$_3$ single crystals using a floating zone method (부유대용융법에 의한 YMnO$_3$단결정 성장)

  • 권달회;강승구;김응수;김유택;심광보
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.10 no.4
    • /
    • pp.279-285
    • /
    • 2000
  • High quality crystals of $YMnO_3$, which is interested in non-volatile memory device application, were grown by the floating zone method. Optimum condition for powder synthesis was established to be $1200^{\circ}C$ for 10 hrs and optimum condition for sintering of $YMnO_3$feed-rod was established to be $1500^{\circ}C$ for 10hrs respectively. It was found from non-seeded growth experiment that $YMnO_3$crystal was grown preferentially to the [1010] orientation. The $YMnO_3$single crystal, which was grown to the direction of perpendicular to C-axis, was typically 5mm in diameter, 50 mm in length and showed dark-blue color.

  • PDF

Resistive Memory Switching in Ge5Se5 Thin Films

  • Kim, Jang-Han;Hwang, Yeong-Hyeon;Chung, Hong-Bay
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.326-326
    • /
    • 2014
  • It has been known since the mid 1960s that Ag can be photodissolved in chalcogenide glasses to form materials with interesting technological properties. In the 40 years since, this effect has been used in diverse applications such as the fabrication of relief images in optical elements, micro photolithographic schemes, and for direct imaging by photoinduced Ag surface deposition. ReRAM, also known as conductive bridging RAM (CBRAM), is a resistive switching memory based on non-volatile formation and dissolution of a conductive filament in a solid electrolyte. Especially, Ag-doped chalcogenide glasses and thin films have become attractive materials for fundamental research of their structure, properties, and preparation. Ag-doped chalcogenide glasses have been used in the formation of solid electrolyte which is the active medium in ReRAM devices. In this paper, we investigated the nature of thin films formed by the photo-dissolution of Ag into Ge-Se glasses for use in ReRAM devices. These devices rely on ion transport in the film so produced to create electrically programmable resistance states [1-3]. We have demonstrated functionalities of Ag doped chalcogenide glasses based on their capabilities as solid electrolytes. Formation of such amorphous systems by the introduction of Ag+ ions photo-induced diffusion in thin chalcogenide films is considered. The influence of Ag+ ions is regarded in terms of diffusion kinetics and Ag saturation is related to the composition of the hosting material. Saturated Ag+ ions have been used in the formation of conductive filaments at the solid electrolyte which is the active medium in ReRAM devices. Following fabrication, the cell displays a metal-insulator-metal structure. We measured the I-V characteristics of a cell, similar results were obtained with different via sizes, due to the filamentary nature of resistance switching in ReRAM cell. As the voltage is swept from 0 V to a positive top electrode voltage, the device switches from a high resistive to a low resistive, or set. The low conducting, or reset, state can be restored by means of a negative voltage sweep where the switch-off of the device usually occurs.

  • PDF

I/O Scheme of Hybrid Hard Disk Drive for Low Power Consumption and Effective Response Time (저전력과 응답시간 향상을 위한 하이브리드 하드디스크의 입출력 기법)

  • Kim, Jeong-Won
    • Journal of the Korea Society of Computer and Information
    • /
    • v.16 no.10
    • /
    • pp.23-31
    • /
    • 2011
  • Recently, Solid state disk is mainly used because this device has lower power consumption as well as higher response time. But it features higher price and lower performance at delete and write operations compared with HDD. To compensate this defect, Hybrid hard disk with internal non-volatile flash memory was issued. This NVCache is used as a kind of cache for disk blocks. In this paper, an I/O scheme for H-HDD is proposed for improving low power consumption as well as response time. Our method is to use this NVCache as read cache mainly and write cache when write requests are concentrated. In read cache operation, disk blocks with higher priority determined on basis of time as well as spatial localities are prefetched, which can improve response time. The write operation is conducted only at write peak time as disk spindle up costs higher battery power as well as response time. Experiments results show that the suggested method can improve response time of H-HDD and lower the power consumption.

Fabrication and characterization of $WSi_2$ nanocrystals memory device with $SiO_2$ / $HfO_2$ / $Al_2O_3$ tunnel layer

  • Lee, Hyo-Jun;Lee, Dong-Uk;Kim, Eun-Kyu;Son, Jung-Woo;Cho, Won-Ju
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2011.02a
    • /
    • pp.134-134
    • /
    • 2011
  • High-k dielectric materials such as $HfO_2$, $ZrO_2$ and $Al_2O_3$ increase gate capacitance and reduce gate leakage current in MOSFET structures. This behavior suggests that high-k materials will be promise candidates to substitute as a tunnel barrier. Furthermore, stack structure of low-k and high-k tunnel barrier named variable oxide thickness (VARIOT) is more efficient.[1] In this study, we fabricated the $WSi_2$ nanocrystals nonvolatile memory device with $SiO_2/HfO_2/Al_2O_3$ tunnel layer. The $WSi_2$ nano-floating gate capacitors were fabricated on p-type Si (100) wafers. After wafer cleaning, the phosphorus in-situ doped poly-Si layer with a thickness of 100 nm was deposited on isolated active region to confine source and drain. Then, on the gate region defined by using reactive ion etching, the barrier engineered multi-stack tunnel layers of $SiO_2/HfO_2/Al_2O_3$ (2 nm/1 nm/3 nm) were deposited the gate region on Si substrate by using atomic layer deposition. To fabricate $WSi_2$ nanocrystals, the ultrathin $WSi_2$ film with a thickness of 3-4 nm was deposited on the multi-stack tunnel layer by using direct current magnetron sputtering system [2]. Subsequently, the first post annealing process was carried out at $900^{\circ}C$ for 1 min by using rapid thermal annealing system in nitrogen gas ambient. The 15-nm-thick $SiO_2$ control layer was deposited by using ultra-high vacuum magnetron sputtering. For $SiO_2$ layer density, the second post annealing process was carried out at $900^{\circ}C$ for 30 seconds by using rapid thermal annealing system in nitrogen gas ambient. The aluminum gate electrodes of 200-nm thickness were formed by thermal evaporation. The electrical properties of devices were measured by using a HP 4156A precision semiconductor parameter analyzer with HP 41501A pulse generator, an Agillent 81104A 80MHz pulse/pattern generator and an Agillent E5250A low leakage switch mainframe. We will discuss the electrical properties for application next generation non-volatile memory device.

  • PDF

A High Performance Flash Memory Solid State Disk (고성능 플래시 메모리 솔리드 스테이트 디스크)

  • Yoon, Jin-Hyuk;Nam, Eyee-Hyun;Seong, Yoon-Jae;Kim, Hong-Seok;Min, Sang-Lyul;Cho, Yoo-Kun
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.14 no.4
    • /
    • pp.378-388
    • /
    • 2008
  • Flash memory has been attracting attention as the next mass storage media for mobile computing systems such as notebook computers and UMPC(Ultra Mobile PC)s due to its low power consumption, high shock and vibration resistance, and small size. A storage system with flash memory excels in random read, sequential read, and sequential write. However, it comes short in random write because of flash memory's physical inability to overwrite data, unless first erased. To overcome this shortcoming, we propose an SSD(Solid State Disk) architecture with two novel features. First, we utilize non-volatile FRAM(Ferroelectric RAM) in conjunction with NAND flash memory, and produce a synergy of FRAM's fast access speed and ability to overwrite, and NAND flash memory's low and affordable price. Second, the architecture categorizes host write requests into small random writes and large sequential writes, and processes them with two different buffer management, optimized for each type of write request. This scheme has been implemented into an SSD prototype and evaluated with a standard PC environment benchmark. The result reveals that our architecture outperforms conventional HDD and other commercial SSDs by more than three times in the throughput for random access workloads.

Ferroelectric Properties of Bi3.25La0.75Ti3O12 Thin Films with Eu Contents for Non-volatile Memory Device Application (비휘발성 메모리 소자응용을 위한 Eu 첨가량에 따른 BET 박막의 강유전 특성)

  • Kim, Kyoung-Tae;Kim, Jong-Gyu;Woo, Jong-Chang;Kim, Gwan-Ha;Kim, Chang-Il
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.20 no.3
    • /
    • pp.223-227
    • /
    • 2007
  • The effect of Eu contents on the ferroelectric properties of $Bi_{4-x}Eu_xTi_3 O_{12}$ (BET) thin films has been investigated. Bismuth Europium titanate thin films with a Eu contents were prepared on the $Pt/Ti/SiO_2/Si$ substrate by metal-organic decomposition technique. The structure and the morphology of the films were analyzed using X-ray diffraction (XRD) and field emission scanning microscopy (FE-SEM), respectively. From the XRD analysis, it was found that BET thin films have polycrystalline structure, and the layered-perovskite phase is obtained when the Eu contents exceeds 0.2 (x > 0.2). Also, the ferroelectric characteristics of the BET thin films were found to be dependent on the Eu content. Particularly, the BET films doped with x = 0.75 show better ferroelectric properties (remanent polarization 2Pr = 60.99 C/$cm^2$ and only a little polarization fatigue up to $3.5{\times}10^9$ bipolar switching cycling) than those doped with other Eu contents.

Ferroelectric Properties of Bi3.25La0.75 Ti3O12 Thin Films with Excess Bi Contents for Non-Volatile Memory Device Application (비휘발성 메모리 소자응용을 위한 과잉 Bi 첨가에 따른 BLT 박막의 강유전 특성)

  • 김경태;김창일;강동희;심일운
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.15 no.9
    • /
    • pp.764-769
    • /
    • 2002
  • The effect of excess Bi contents on the ferroelectric properties of B $i_{3.25}$ L $a_{0.75}$ $Ti_3$ $O_{12}$ (BLT) thin films has been investigated. Bismuth lanthanum titanate thin films with excess Bi contents were prepared onto Pt/Ti/ $SiO_2$/Si substrate by metalorganic decomposition (MOD) technique. The structure and morphology of the films were analyzed using X-ray diffraction (XRD) and atomic force microscopy (AFM), respectively. From the XRD analysis, BLT thin films show polycrystalline structure and the layered-perovskite phase was obtained over 10% excess of Bi contents. As a result of ferroelectric characteristics related to the Bi content of the BLT thin film, the remanent polarization and dielectric constant decreased with increasing over Bi content of 10% excess. The BLT film with Bi content of 10% excess was measured to have a dielectric constant of 326 and dielectric loss of 0.024. The BLT thin films showed little polarization fatigue test up to 3.5$\times$10$^{9}$ bipolar switching cycling.

Fabrication of the Silicon Nano Structure applicable to Non-volatile Memory Device using Block Copolymer (비휘발성 메모리 소자 응용을 위한 블록 공중합체를 이용한 실리콘 나노 구조 제작)

  • Jung, Sung-Wook;Kim, Hyun-Min;Park, Dae-Ho;Sohn, Byeong-Hyeok;Jung, Jin-Chul;Zin, Wang-Cheol;Parm, I.O.;Yi, Jun-Sin
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2005.07a
    • /
    • pp.95-96
    • /
    • 2005
  • 나노 구조 제작을 위한 다양한 시도 중 블록 공중합체를 이용한 방법은 현재 활발한 연구가 진행되고 있는 분야이다. 본 연구에서는 비휘발성 메모리 소자의 용량 증가를 위하여 블록 공중합체 박막을 나노 마스크로 이용하고, 평행판헝 반응관 내에서 반응성 이온 에칭을 사용하여 나노 구조의 표면을 제작하였다. 에칭동안에 나노 마스크로서 사용할 블록 공중합체 박막은 PS-b-PMMA를 이용하여 제작하였고, UV를 주사하여 PMMA를 제거하고 수직적인 나노 흩을 구성하여 나노 패터닝이 가능하도록 하였다. 실험을 통하여 매우 균일한 나노 바늘 형태의 구조를 생성할 수 있으며, 반응기체와 유량의 조절을 통하여 다양한 표면 구조를 확인할 수 있었다. 블록 공중합체는 나노 마스크로서 뛰어난 기능을 나타내며, 이를 이용하여 나노 사이즈의 패터닝이 가능하고, 표면적 증가를 통하여 비휘발성 메모리 소자의 용량 증가에 기여할 수 있다.

  • PDF