• 한국재료학회지
• /
• 제12권6호
• /
• pp.464-469
• /
• 2002

$SrBi_2Nb_2O_9(SBN)$ thin films were grown on Pt/Ti/Si and p-type Si(100) substrates by rf-magnetron co-sputtering method using two ceramic targets, $SrNb_2O_6\; and \;Bi_2O_3$. The structural and electrical characteristics have been investigated to confirm the possibility of the SBN thin films for the applications to destructive and nondestructive read out ferroelectric random access memory(FRAM). For the optimum growth condition X-ray diffraction patterns showed that SBN films had well crystallized Bi-layered perovskite structure after $700^{\circ}C$ heat-treatment in furnace. From this specimen we got remnant polarization $(2P_r)$ of about 6 uC/$\textrm{cm}^2$ and coercive voltage $(V_c)$ of about 1.5 V at an applied voltage of 5 V. The leakage current density was $7.6{\times}10^{-7}$/A/$\textrm{cm}^2$ at an applied voltage of 5V. And for the NDRO-FRAM application, properties of SBN films on Si substrate has been investigated. From transmission electron microscopy (TEM) analysis, we found the furnace treated sample had a native oxide about 2 times thicker than the RTA treated sample and this thick native oxide layer had a bad effect on C-V characteristics of SBN/Si thin film. After $650^{\circ}C$ RTA process, we got the improved memory window of 1.3 V at an applied voltage of 5 V.

• 대한전자공학회논문지SD
• /
• 제40권1호
• /
• pp.1-10
• /
• 2003

본 연구에서는 Metal-Ferroelecric-Semiconductor FET (MFSFET) 소자의 특성을 시뮬레이션 하였다. 시뮬레이션에서는 field-dependent polarization 모델과 square-law FET 모델이 도입되었다. MFSFET 시뮬레이전에서 C-V/sub G/ 곡선은 축적과 공핍 및 반전 영역을 확실하게 나타내었다. 게이트 전압에 따른 캐패시턴스, subthreshold 전류 그리고, 드레인 전류특성에서 강유전체 항전압이 0.5, 1V 일 때, 각각 1, 2V 의 memory window 를 나타내었다. 드레인 전류-드레인 전압 곡선은 증가영역과 포화영역으로 구성되었다. 드레인 전류-드레인 전압 곡선에서 두 부분의 문턱전압에 의해 나타난 포화드레인 전류차이는 게이트 전압이 0, 0.1, 0.2 그리고, 0.3V 일 때, 각각 1.5, 2.7, 4.0 그리고 5.7㎃ 이었다. 시간경과 후의 드레인 전류를 분석하였는데, PLZT(10/30/70) 박막은 10년 후에 약 18%의 포화 전류가 감소하여 우수한 신뢰성을 보였다. 본 모델은 MFSFET 소자의 동작을 예측하는데 중요한 역할을 할 것으로 판단된다.

• 한국세라믹학회지
• /
• 제39권4호
• /
• pp.377-385
• /
• 2002

Metal-Ferroelectric-Insulator-Semiconductor(MFIS) 구조의 적용하기 위해 R. F. 마그네트론 스퍼터를 이용하여 p-type Si(111) 기판 위에 $ZrO_2$와 $SrBi_2Ta_2O_9$ 박막을 증착하였다. SBT 박막은 $ZrO_2$ 완충층을 삽입함으로써 MFIS 구조의 전기적인 특성이 향상되었다. $ZrO_2$ 박막의 두께를 고정하고 SBT 박막의 두께를 160nm에서 220nm으로 변화시키면서 윈도우 메모리를 3-9V의 범위에서 측정하였다. Pt/SBT(160nm)/$ZrO_2$(20nm)/Si의 조건에서 최대 2.2V 메모리 윈도우 값을 얻을 수 있었으며 이 메모리 윈도우 값은 실제 적용되는 저전압 NDRO-FRAM 구동에 충분한 값이다.

• 한국전기전자재료학회논문지
• /
• 제11권8호
• /
• pp.596-600
• /
• 1998

A method for the nondestructive read-out of the memory in ferroelectric thin films is demonstrated using the detection second harmonic currents introduced in the ferrolelectric capacitor as a response to an ac signal. The sign and phase of the second harmonic current depends on the polarized state +$P_r or -P_r$, The studied ferroelectric PZT thin film is found to have desirable features for the use as a memory element. This method and material seems as a promising approach for the nonvolatile memory storage.

• 한국전기전자재료학회논문지
• /
• 제13권3호
• /
• pp.200-205
• /
• 2000

This paper describes the structure modeling and operation characteristics of MFMIS(metal-ferroelectric-metal-insulator-semiconductor) device using the Tsuprem4 which is a semiconductor device tool by Avanti. MFMIS device is being studied for nonvolatile memory application at various semiconductor laboratory but it is difficult to fabricate and analyze MFMIS devices using the semiconductor simulation tool: Tsuprem4, medici and etc. So the new library and new materials parameters for adjusting ferroelectric material and platinum electrodes in the tools are studied. In this paper structural model and operation characteristics of MFMIS devices are measured, which can be easily adopted to analysis of MFMIS device for nonvolatile memory device application.

• 한국재료학회지
• /
• 제11권4호
• /
• pp.290-293
• /
• 2001

세라믹 타겟인 Sr$_2$Nb$_2$O$_{7}$ (SNO)과 Bi$_2$O$_3$을 장착한 RF-마그네트론 스퍼터링을 이용하여 SrBi$_2$Nb$_2$O$_{9}$ (SBN) 박막을 p-type Si(100) 기판 위에 증착하였다. 증착시 두 타겟의 파워비를 조절하여 조성의 변화에 따른 SBN 박막의 구조적 및 전기적 특성을 조사하였다. 증착된 SBN 박막은 $700^{\circ}C$의 산소분위기에서 1시간 동안 열처리를 하였으며 상부전극으로 Pt를 증착한 후 산소분위기에서 30분 동안 $700^{\circ}C$에서 전극 후열처리를 실시하였다. 증착된 SBN 박막은 $700^{\circ}C$ 열터리 후에 페로브스카이트 상을 나타냈으며 SNO 타겟과 Bi$_2$O$_3$타겟의 파워가 120 W/100 W 일 때 가장 좋은 전기적 특성을 나타내었다. 이때의 조성은 EPMA(Electron Probe X-ray Micro Analyzer) 분석을 통하여 확인하였으며 Sr:Bi:Nb의 비가 약 1:3:2임을 나타내었다. 이러한 과잉의 Bi조성을 가진 SBN 박막은 3-9 V의 인가전압에서 1.8 V-6.3 V의 우수한 메모리 윈도우 값을 나타내었으며 누설전류 값은 인가전압 5 V에서 1.54$\times$$10^{-7}$ A/$\textrm{cm}^2$였다.

• 한국진공학회지
• /
• 제9권4호
• /
• pp.315-320
• /
• 2000

본 연구에서는 강유전체 박막을 게이트 산화물로 사용한 $Pt/Sr_{0.8}Bi_{2.4}Ta_2O_{9}(SBT)/ZrO_2Si$(MFIS)와 Pt/SBT/Si(MFS)구조의 결정 구조 및 전기적 성질을 고찰하였다. XRD 및 SEM측정 결과 SBT/ZrO$_2$/Si 구조의 경우 SBT/Si구조에 비해 SBT 박막이 더 큰 결정립이 형성되었다. AES분석 결과 $ZrO_2$ 박막을 완충층으로 사용함으로써 SBT 박막과 Si 기판의 상호반응을 적절히 억제할 수 있음을 확인하였다. Pt/SBT/$ZrO_2/Pt/SiO_2$/Si와 Pt/SBT/Pt/$SiO_2$/Si 구조에서 Polarization-Voltage(P-V) 특성을 비교해 본 결과 $ZrO_2$ 박막의 도입에 따라 잔류분극값은 감소하였고 항전계값은 증가하였다. MFIS 구조에서 메모리 윈도우값은 항전계값과 직접적 관련이 있으므로 이러한 항전계값의 증가는 MFIS 구조에서의 메모리 윈도값이 증가할 수 있음을 나타낸다. Pt/SBT(210 nm)/$ZrO_2$/ (28 m)/Si 구조에서 Capacitance-Voltage(C-V) 측정 결과로부터 인가전압 4~6 V에서 메모리 윈도우 가 1~1.5V정도로 나타났다. Pt/SBT/ZrO$_2$/Si구조에서 전극을 갓 증착한 경우와 산소분위기 $800^{\circ}C$에서 후열처리한 경우의 전류 밀도는 각각 약 $8\times10^{-8} A/\textrm{cm}^2$와 $4\times10^{-8}A/\textrm{cm}^2$ 정도의 값을 나타내었다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2004년도 하계학술대회 논문집 Vol.5 No.2
• /
• pp.734-737
• /
• 2004

The metal-ferroelectric-semiconductor (MFS) structure is widely studied for nondestructive readout (NDRO) memory devices, but conventional MFS structure has a critical problem. It is difficult to obtain ferroelectric films like PZT on Si substrate without interdiffusion of impurities such as Pb, Ti and other elements. In order to solve these problems, the metal-ferroelectric-insulator-semiconductor (MFIS) structure has been proposed with a buffer layer of high dielectric constant such as MgO, $Y_2O_3$, and $CeO_2$. In this study, the etching characteristics (etch rate, selectivity) of MgO thin films were etched using $Cl_2/Ar$ plasma. The maximum etch rate of 85 nm/min for MgO thin films was obtained at $Cl_2$(30%)/Ar(70%) gas mixing ratio. Also, the etch rate was measured by varying the etching parameters such as ICP rf power, dc-bias voltage, and chamber pressure. Plasma diagnostics was performed by Langmuir probe (LP) and optical emission spectroscopy (OES).

• 한국재료학회지
• /
• 제12권5호
• /
• pp.382-386
• /
• 2002

We studied growth and characterization of $SrBi_2Ta_2O_9$ (SBT) thin films fabricated by low temperature process under vacuum and/or oxygen ambient. A metal organic decomposition (MOD) method based on a spin-on technique and annealing process using a rapid thermal annealing (RTA) method was used to prepare the SBT films. The crystallinity of a ferroelectric phase of SBT thin films is related to the oxygen partial pressure during RTA process. Under an oxygen partial pressure higher than 30 Torr, the crystallization temperature inducing the ferroelectric SBT phase can be lowered to $650^{\circ}C$. Those films annealed at $650^{\circ}C$ in vacuum and oxygen ambient showed good ferroelectric properties, that is, the memory window of 0.5~0.9 V at applied voltage of 3~7 V and the leakage current density of 1.80{\times}10^{-8}$ A/$\textrm{cm}^2$ at an applied voltage of 5V. In comparison with the SBT thin films prepared at 80$0^{\circ}C$ in $O_2$ ambient by furnace annealing process, the SBT thin films prepared at $650^{\circ}C$ in vacuum and oxygen ambient using the RTA process showed a good crystallization and electrical properties which would be able to apply to the virtul device fabrication precess.

• 한국전기전자재료학회논문지
• /
• 제11권6호
• /
• pp.436-441
• /
• 1998

$Pt/SrTiO_3/Pb_x(Zr_{0.52}, Ti_{0.48})O_3/SrTiO_3/Si$ structure was prepared by rf-magnetron sputtering method for use in nondestructive read out ferroelectric RAM(NDRO-FEAM). PBx(Zr_{0.52}Ti_{0.48})O_3}$(PZT) and $SrTiO_3$(STO) films were deposited respectively at the temperatures of $300^{\circ}C and 500^{\circ}C$on p-Si(100) substrate. The role of the STO film as a buffer layer between the PZT film and the Si substrate was studied using X-ray diffraction (XRD), Auger electron spectroscopy (ASE), and scanning electron microscope(SEM). Structural analysis on the interfaces was carried out using a cross sectional transmission electron microscope(TEM). For PZT/Si structure, mostly Pb deficient pyrochlore phase was formed due to the serious diffusion of Pb into the Si substrate. On the other hand, for STO/PZT/STO/Si structure, the PZT film had perovskite phase and larger grain size with a little Pb interdiffusion. the interfaces of the PZT and the STO film, of the STO film and the interface layer and $SiO_2$, and of the $SiO_2$ and the Si substate had a good flatness. Across sectional TEM image showed the existence of an amorphous layer and $SiO_2$ with 7nm thickness between the STO film and the Si substrate. The electrical properties of MIFIS structure was characterized by C-V and I-V measurements. By 1MHz C-V characteristics Pt/STO(25nm)/PZT(160nm)/STO(25nm)/Si structure, memory window was about 1.2 V for and applied voltage of 5 V. Memory window increased by increasing the applied voltage and maximum voltage of memory window was 2 V for V applied. Memory window decreased by decreasing PZT film thickness to 110nm. Typical leakage current was abour $10{-8}$ A/cm for an applied voltage of 5 V.