• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.15 no.6
• /
• pp.20-26
• /
• 2001

In this paper, we design tunnel inner section displacement measurement system which is composed of potentiometer-type displacement sensors, microcontroller-based intelligent sensing head and host computer for the management system and acquisition data. Multiple node communication bus connects the intelligent sensing heads with the host computer. For safe and re1iab1e network operation we use daisy-chain configuration, termination resistor, fail-safe biasing circuit. For tole enhancement of system utilization, we use modbus protocol. The acquisition data are transmitted to host computer and managed by database. Several data request conditions and sorting conditions are provided by management software. The utilization of designed system is confirmed by experiment.

• Journal of Advanced Navigation Technology
• /
• v.16 no.2
• /
• pp.351-359
• /
• 2012

This paper deals with the design and development of the remote control and measurement systems using CDMA(Code Division Multiple Access) data modem. We propose a bi-directional data communication link without the public IP address in CDMA modem device by the TCP/IP packet and SMS(Short Message Service) communication. The remote control and measurement systems are implemented by a Telit WM-800 modem as DCE(Data Communication Equipment), and Atmel AT89C51 microcontroller as DTE(Data Terminal Equipment). The user application software for the control and measurement system user, and the firmware software of device drivers for peripherals such as a digital input/output device, AD/DAC(Analog to Digital/Digital to Analog Converter), LCD, and temperature/humidity sensor are written in Microsoft C and Keil C language respectively for further various applications. The experimental result of the proposed control and measurement systems implemented in this paper is evaluated via real-time experiments, which works well as designed.

• Journal of Power Electronics
• /
• v.16 no.4
• /
• pp.1504-1512
• /
• 2016

This paper presents a new single-phase asymmetrical cascaded multilevel DC-link inverter. The proposed inverter comprises two stages. The main stage of the inverter consists of multiple similar cells, each of which is a half-bridge inverter consisting of two switches and a single DC source. All cells are connected in a cascaded manner with a fixed neutral point. The DC source values are not made equal to increase the performance of the inverter. The second circuit is a folded cascaded H-bridge circuit operating at a line frequency. One of the main advantages of this proposed topology is that it is a modular type and can thus be extended to high stages without changing the configuration of the main stage circuit. Two control schemes, namely, low switching with selective harmonic elimination and sinusoidal pulse width modulation, are employed to validate the proposed topology. The detailed approach of each control scheme and switching pulses are discussed in detail. A 150W prototype of the proposed system is implemented in the laboratory to verify the validity of the proposed topology.

• Journal of information and communication convergence engineering
• /
• v.11 no.3
• /
• pp.199-206
• /
• 2013

An emergency monitoring system for the elderly, which uses acceleration data measured with an accelerometer, angular velocity data measured with a gyroscope, and heart rate measured with an electrocardiogram, is proposed. The proposed fall detection algorithm uses multiple parameter combinations in which all parameters, calculated using tri-axial accelerations and bi-axial angular velocities, are above a certain threshold within a time period. Further, we propose an emergency detection algorithm that monitors the movements of the fallen elderly person, after a fall is detected. The results show that the proposed algorithms can distinguish various types of falls from activities of daily living with 100% sensitivity and 98.75% specificity. In addition, when falls are detected, the emergency detection rate is 100%. This suggests that the presented fall and emergency detection method provides an effective automatic fall detection and emergency alarm system. The proposed algorithms are simple enough to be implemented into an embedded system such as 8051-based microcontroller with 128 kbyte ROM.

• Journal of Power Electronics
• /
• v.13 no.2
• /
• pp.186-196
• /
• 2013

This paper presents a low voltage-stress AC-linked charge equalizing system for balancing the energy in a serially connected, valve-regulated lead acid battery string using a modular converter that consists of multiple transformers coupled together. Each converter was coupled through an AC-linked bus to increase the overall energy transfer efficiency of the system and to eliminate the problem of the unbalanced charging of batteries. Previous solutions are based on centralized and modularized topologies. A centralized topology requires a redesign of the hardware and related components. It also faces a high voltage stress when the number of batteries is expanded. Modularized solutions use low-voltage-stress, double-stage, DC-linked topologies which leads to poor energy transfer efficiency. The proposed solution uses a low-voltage stress, AC-linked, modularized topology that makes adding more batteries easier. It also has a better energy transfer efficiency. To ensure that the charge equalization system operates smoothly and safely charges batteries, a small intelligent microcontroller was used in the control section. The efficiency of this charge equalization system is 85%, which is 21% better than other low-voltage-stress DC-linked charging techniques. The validity of this approach was confirmed by experimental results.

• Journal of KIISE:Computing Practices and Letters
• /
• v.13 no.6
• /
• pp.358-370
• /
• 2007

Software simulations have been widely used for the design and application development of a wireless sensor network that is an infrastructure of ubiquitous computing. In this study, we develop a sensor network simulator that can verify the behavior of sensor network applications, estimate execution time and power consumption, and simulate a large-scale sensor network. To implement the simulator, we use an instruction-level parallel discrete-event simulation method. Instruction-level simulation uses executable images loaded into a real sensor board as workload, such that it results in the high degree of details. Parallel simulation makes simulation of a large-scale sensor network possible by distributing workload into multiple computers. The simulator can predict the amount of power consumption based on operating time of modules in a sensor node and counting the number of executed instructions by kind. Also it can simulate ubiquitous applications with various scenarios and debug programs. Instruction traces used as workload for simulations are executable images produced by the cross-compiler for ATmega128L microcontroller.

• Journal of Biosystems Engineering
• /
• v.40 no.3
• /
• pp.165-177
• /
• 2015

Purpose: Accurate monitoring of soil strength is a key technology applicable to various precision agricultural practices. Soil strength has been traditionally measured using a cone penetrometer, which is time-consuming and expensive, making it difficult to obtain the spatial data required for precision agriculture. To improve the current, inefficient method of measuring soil strength, our objective was to develop and evaluate an in-situ system that could measure horizontal soil strength in real-time, while moving across a soil bin. Methods: Multiple cone-shape penetrometers were horizontally assembled at the front of a vertical plow blade at intervals of 5 cm. Each penetrometer was directly connected to a load cell, which measured loads of 0-2.54 kN. In order to process the digital signals from every individual transducer concurrently, a microcontroller was embedded into the measurement system. Wireless data communication was used between a data storage device and this real-time horizontal soil strength (RHSS) measurement system travelling at 0.5 m/s through an indoor experimental soil bin. The horizontal soil strength index (HSSI) measured by the developed system was compared with the cone index (CI) measured by a traditional cone penetrometer. Results: The coefficient of determination between the CI and the HSSI at depths of 5 cm and 10 cm ($r^2=0.67$ and 0.88, respectively) were relatively less than those measured below 20 cm ($r^2{\geq}0.93$). Additionally, the measured HSSIs were typically greater than the CIs for a given numbers of compactor operations. For an all-depth regression, the coefficient of determination was 0.94, with a RMSE of 0.23. Conclusions: A HSSI measurement system was evaluated in comparison with the conventional soil strength measurement system, CI. Further study is needed, in the form of field tests, on this real-time measurement and control system, which would be applied to precision agriculture.

• Journal of Forest and Environmental Science
• /
• v.38 no.4
• /
• pp.239-248
• /
• 2022

Forestry crane work in a forest harvester or forwarder is regarded as one of most hard work requiring a very high level of operation skill. The operator must handle two or more multi-axes joysticks simultaneously to control the multiple manipulators for maneuvering the crane-tip to its intended location. This study has been carried out to develop a crane-tip controller which can intuitively maneuver the crane-tip, resulting in improving the productivity by decreasing the technical difficulty of control as well as reducing the workload. The crane-tip controller consists of a single 2-axis joystick and a control algorithm run on microcontroller. Lab-scale forestry crane was constructed using electric cylinders. The crane-tip control algorithm has the crane-tip follow the waypoints generated on the given path considering the dead band region using LBO (Lateral Boundary Offset). A speed control gain to change the speed of relevant cylinders relatively is applied as well. By the P (Proportional) control within the control interval of 20 msec, the average error of crane-tip control on the predefined straight path turned out to be 14.5 mm in all directions. When the joystick is used the waypoints are generated in real time by the direction signal from the joystick. In this case, the average error of path control was 12.4 mm for straight up, straight forward and straight down movements successively at a certain constant speed setting. In the slant movement of crane-tip by controlling two axes of joystick simultaneously, the movement of crane-tip was controlled in the average error of 15.9 mm when the crane-tip is moved up and down while moving toward forward direction. It concluded that the crane-tip control was possible using the control algorithm developed in this study.

• The KIPS Transactions:PartA
• /
• v.8A no.4
• /
• pp.479-488
• /
• 2001

As the SoC designs complexity constantly increases, the simulation that uses their software models simply takes too much time. To solve this problem, FPGA-based logic emulators have been developed and commonly used in the industry. However, FPGA-based logic emulators are facing with the problems of which not only very low FPGA resource usage rate due to the very limited number of pins in FPGAs, but also the emulation speed getting slow drastically as the complexity of designs increases. In this paper, we proposed a new innovative emulation architecture and its software that has high FPGA resource usage rate and makes the emulation extremely fast. The proposed emulation system has merits to overcome the FPGA pin limitation by pipelined ring which transfers multiple logic signal through a single physical pin, and it also makes possible to use a high speed system clock through the intelligent ring topology. In this topology, not only all signal transfer channels among EPGAs are totally separated from user logic so that a high speed system clock can be used, but also the depth of combinational paths is kept swallow as much as possible. Both of these are contributed to achieve high speed emulation. For pipelined singnals transfer among FPGAs we adopt a few heuristic scheduling having low computation complexity. Experimental result with a 12 bit microcontroller has shown that high speed emulation possible even with these simple heuristic scheduling algorithms.