• Title/Summary/Keyword: Multilevel inverters.

Search Result 109, Processing Time 0.021 seconds

Design of Advanced Static Var Compensator(ASVC) for Distribution Line (배전선로 적용을 위한 새로운 무효전력보상치(ASVC)의 설계)

  • Min, Wan-Ki;Lee, Sang-Hun;Choi, Jae-Ho
    • Proceedings of the KIEE Conference
    • /
    • 1997.07f
    • /
    • pp.2010-2012
    • /
    • 1997
  • A cascade multilevel voltage source inverter is introduced to apply the advanced static var compensator(ASVC) for large scale power application. This cascade M-level inverter consists of (M-1)/2 single-phase full bridges. This inverter is suitable to the flexible ac transmission systems(FACTS) including SVC, series compensation and phase shifting. It can solve the problems of conventional transformer -based multipulse inverters and multilevel diode-clamped inverters. From the simulation results, the validity of ASVC with cascade multilevel inverter is shown for high power application.

  • PDF

Novel Single-State PWM Technique for Common-Mode Voltage Elimination in Multilevel Inverters

  • Nguyen, Nho-Van;Quach, Hai-Thanh;Lee, Hong-Hee
    • Journal of Power Electronics
    • /
    • v.12 no.4
    • /
    • pp.548-558
    • /
    • 2012
  • In this paper, a novel offset-based single-state pulse width modulation (PWM) method for achieving zero common-mode voltage (CMV) and reducing switching losses in multilevel inverters is presented. The specific active switching state of the zero common-mode (ZCM) voltage that approximates the reference voltage can be deduced from the switching state sequence of the reduced CMV phase disposition PWM (CMV PD PWM) method. From the reference leg voltages for the zero common-mode voltage, an N-to-2-level transformation defines a virtual two-level inverter and the corresponding nominal leg voltage references. The commutation process of the reduced CMV PD PWM method in a multilevel inverter and its outputs can be simply followed in a nominal switching time diagram for the virtual inverter. The characteristics of the reduced CMV PD PWM and the single-state PWM for zero common-mode voltage are analyzed in detail in this paper. The theoretical analysis of the proposed PWM method is verified by experimental results.

A Single Carrier Multi-Modulation Method In Multilevel Inverters

  • Nho Nguyen Van;Youn Myung Joong
    • Journal of Power Electronics
    • /
    • v.5 no.1
    • /
    • pp.76-82
    • /
    • 2005
  • A novel variant of full multi-modulation applications to diode-clamped and cascade multilevel inverter-termed single carrier multi-modulation is presented. The proposed PWM-technique is advantageous for its simple implementation. The correlation between multi-carrier and single-carrier multi-modulations is deduced. For the PWM methods, a mathematical model of voltage source inverter and general algorithm for the multi-modulating modulator are proposed. The theory is demonstrated by simulation results

An Improved Carrier-based SVPWM Method By the Redistribution of Carrier-wave Using Leg Voltage Redundancies in Generalized Cascaded Multilevel Inverter

  • Kang, Dae-Wook;Lee, Yo-Han;Suh, Bum-Seok;Park, Chang-Ho;Hyun, Dong-Seok
    • Journal of Power Electronics
    • /
    • v.1 no.1
    • /
    • pp.36-47
    • /
    • 2001
  • The carrier-based space vector pulse width modulation(SVPWM), which is considered as highly simple and efficient PWM technology, can be also used in multilevel inverters. The method was originally designed for the two-level inverter and developed to the diode clamped multilevel inverter structure. however it may be noted that it also cause bad switch utilization in cascaded multilevel inverter. This paper introduces an improved carrier-based SVPWM scheme, which is fully suitable for cascaded multilevel inverter topologies because it can achieve the optimized switch utilization through the redistribution of the triangular carrier waves considering leg voltage redundancies while having the advantages of the conventional carrier-based SVPWM. Using simulation and experimental results, the superior performance of new PWM method is shown.

  • PDF

Verification of New Family for Cascade Multilevel Inverters with Reduction of Components

  • Banaei, M.R.;Salary, E.
    • Journal of Electrical Engineering and Technology
    • /
    • v.6 no.2
    • /
    • pp.245-254
    • /
    • 2011
  • This paper presents a new group for multilevel converter that operates as symmetric and asymmetric state. The proposed multilevel converter generates DC voltage levels similar to other topologies with less number of semiconductor switches. It results in the reduction of the number of switches, losses, installation area, and converter cost. To verify the voltage injection capabilities of the proposed inverter, the proposed topology is used in dynamic voltage restorer (DVR) to restore load voltage. The operation and performance of the proposed multilevel converters are verified by simulation using SIMULINK/MATLAB and experimental results.

Cascaded H-bridge Multilevel Inverter employing Front-end Flyback Converter with Single Independent DC Voltage Source

  • Kim, Ki-Du;Bae, Gyou-Tak;Kang, Feel-Soon
    • Journal of international Conference on Electrical Machines and Systems
    • /
    • v.2 no.2
    • /
    • pp.197-201
    • /
    • 2013
  • Cascaded H-bridge multilevel inverter requires independent DC voltage sources to produce multi output voltage levels. When it needs to generate more levels in the output voltage wave, the number of independent DC voltage sources usually limits its extension. To solve this problem, we propose a cascaded H-bridge multilevel inverter employing a front-end flyback converter for unifying input DC voltage sources. After theoretical analysis of the proposed circuit, we verify the validity of the proposed inverter using computer-aided simulations and experiments.

Analysis and modelling of the large capacity multilevel H-bridge inverter using Space vector modulation (Space vector modulation을 이용한 대용량 멀티 레벨 H-bridge 인버터의 해석 및 모델링)

  • Kim H.J.;Jeong S.G.
    • Proceedings of the KIPE Conference
    • /
    • 2003.07a
    • /
    • pp.5-9
    • /
    • 2003
  • Conventional variable-speed Induction motor drives with inverters are subject to detrimental effect of zero-sequence voltages, such a shaft voltage and bearing current. This paper presents a way of the suppression of the zero-sequence components in multilevel H-bridge inverters. First examined Is the inherent zero-sequence characteristic of the conventional subharmonic PW method. Then it is shown that the zero-sequence voltage can be eliminated with proper -selection of switching states with space vector modulation. Although this method alone restricts the linear modulation range of control, a combination of the proposed method and the minimum switching method appears to be effective in suppressing the zero-sequence voltage to minimum level while maintaining the linear control range.

  • PDF

PWM Control Techniques for Single-Phase Multilevel Inverter Based Controlled DC Cells

  • Sayed, Mahmoud A.;Ahmed, Mahrous;Elsheikh, Maha G.;Orabi, Mohamed
    • Journal of Power Electronics
    • /
    • v.16 no.2
    • /
    • pp.498-511
    • /
    • 2016
  • This paper presents a single-phase five-level inverter controlled by two novel pulse width modulation (PWM) switching techniques. The proposed PWM techniques are designed based on minimum switching power loss and minimum total harmonic distortion (THD). In a single-phase five-level inverter employing six switches, the first proposed PWM technique requires four switches to operate at switching frequency and two other switches to operate at line frequency. The second proposed PWM technique requires only two switches to operate at switching frequency and the rest of the switches to operate at line frequency. Compared with conventional PWM techniques for single-phase five-level inverters, the proposed PWM techniques offer high efficiency and low harmonic components in the output voltage. The validity of the proposed PWM switching techniques in controlling single-phase five-level inverters to regulate load voltage is verified experimentally using a 100 V, 500 W laboratory prototype controlled by dspace 1103.

IPMSM Drives Using NPC 3-Level Inverters for the Next Generation High Speed Railway System (NPC 3-레벨 인버터를 적용한 차세대 고속전철 IPMSM의 구동)

  • Kwon, Soon-Hwan;Jin, Kang-Hwan;Kim, Sung-Je;Lee, Tae-Houng;Kim, Yoon-Ho
    • Journal of the Korean Society for Railway
    • /
    • v.15 no.2
    • /
    • pp.129-134
    • /
    • 2012
  • In this paper, speed control of IPMSM drives for the next generation domestic high speed railway system using NPC 3-level inverters is presented. The NPC multilevel inverter is suitable for the high-voltage and high-power motor drive system because it has advantages in that the voltage rating of the power semiconductor devices and output current harmonics are reduced. For the speed control of IPMSM using NPC 3-level inverters, maximum torque control is applied in the constant torque region, and filed weakening control is applied in the constant power region. Simulation programs based on MATLAB/Simulink are developed. Finally the designed system is verified and their characteristics are analyzed by the simulation results.

Analysis of Cascaded H-Bridge Multilevel Inverter in DTC-SVM Induction Motor Drive for FCEV

  • Gholinezhad, Javad;Noroozian, Reza
    • Journal of Electrical Engineering and Technology
    • /
    • v.8 no.2
    • /
    • pp.304-315
    • /
    • 2013
  • In this paper, analysis of cascaded H-bridge multilevel inverter in DTC-SVM (Direct Torque Control-Space Vector Modulation) based induction motor drive for FCEV (Fuel Cell Electric Vehicle) is presented. Cascaded H-bridge multilevel inverter uses multiple series units of H-bridge power cells to achieve medium-voltage operation and low harmonic distortion. In FCEV, a fuel cell stack is used as the major source of electric power moreover the battery and/or ultra-capacitor is used to assist the fuel cell. These sources are suitable for utilizing in cascaded H-bridge multilevel inverter. The drive control strategy is based on DTC-SVM technique. In this scheme, first, stator voltage vector is calculated and then realized by SVM method. Contribution of multilevel inverter to the DTC-SVM scheme is led to achieve high performance motor drive. Simulations are carried out in Matlab-Simulink. Five-level and nine-level inverters are applied in 3hp FCEV induction motor drive for analysis the multilevel inverter. Each H-bridge is implemented using one fuel cell and battery. Good dynamic control and low ripple in the torque and the flux as well as distortion decrease in voltage and current profiles, demonstrate the great performance of multilevel inverter in DTC-SVM induction motor drive for vehicle application.