Browse > Article
http://dx.doi.org/10.5370/JEET.2011.6.2.245

Verification of New Family for Cascade Multilevel Inverters with Reduction of Components  

Banaei, M.R. (Electrical Engineering Department, Faculty of Engineering, Azarbaijan University of Tarbiat Moallem)
Salary, E. (Electrical Engineering Department, Faculty of Engineering, Azarbaijan University of Tarbiat Moallem)
Publication Information
Journal of Electrical Engineering and Technology / v.6, no.2, 2011 , pp. 245-254 More about this Journal
Abstract
This paper presents a new group for multilevel converter that operates as symmetric and asymmetric state. The proposed multilevel converter generates DC voltage levels similar to other topologies with less number of semiconductor switches. It results in the reduction of the number of switches, losses, installation area, and converter cost. To verify the voltage injection capabilities of the proposed inverter, the proposed topology is used in dynamic voltage restorer (DVR) to restore load voltage. The operation and performance of the proposed multilevel converters are verified by simulation using SIMULINK/MATLAB and experimental results.
Keywords
Cascaded multilevel converter; New topology; Reduction of components; DVR;
Citations & Related Records

Times Cited By Web Of Science : 1  (Related Records In Web of Science)
Times Cited By SCOPUS : 1
연도 인용수 순위
  • Reference
1 K.A. Corzine, Y.L. Familiant, “A New Cascaded Multi-Level H-Bridge Drive,” IEEE Trans. on Power Electronics, Vol. 17, No. 1, pp.125-131, January. 2002.   DOI   ScienceOn
2 A. K. Jindal, A. Ghosh, A. Joshi, “Critical load bus voltage control using DVR under system frequency variation”, Electric Power Systems Research, pp. 255-263, 2008.
3 M.R. Banaei, S.H. Hosseini, S. Khanmohamadi, G.B. Gharehpetian, “Verification of a new energy control strategy for dynamic voltage restorer by simulation”, Simulation Modeling Practice and Theory, 14 (2), pp.112-125, 2006.   DOI   ScienceOn
4 M.H. Haque, “Compensation of Distribution System Voltage Sag by DVR and D-STATCOM,” in Proceeding of PPT 2001.Conf. IEEE Porto Power Tech, Porto, Portugal. 2001.
5 J.Rodriguez, J.S. Lai, F.Z. Peng, “Multilevel Inverter: A Survey of Topologies, Controls, and applications”, IEEE Trans. on Industrial Electronics, Vol. 49, No. 4, August. 2002.   DOI   ScienceOn
6 Z. Pan, F.Z. Peng, “Harmonics optimization of the voltage balancing control for multilevel converter/ inverter systems”, IEEE Trans. Power Electronics, pp. 211-218, 2006.   DOI   ScienceOn
7 L.M. Tolbert, F. Z. Peng, T. Cunnyngham, J. N. Chiasson, “Charge Balance Control Schemes for Cascade Multilevel Converter in Hybrid Electric Vehicles,” IEEE Trans. Industrial Electronics, Vol. 49, No. 5, pp. 1058-1064, Oct. 2002.   DOI   ScienceOn
8 S. Mariethoz, A. Rufer, “New configurations for the three-phase asymmetrical multilevel inverter,” in Proceeding of the IEEE 39th Annual Industry Applications Conference, pp. 828-835, Oct. 2004.
9 J.S. Lai, F.Z. Peng, “Multilevel Converters-A New Breed of power Converters”, IEEE Trans. Industry Application, Vol. 32, No. 3, pp. 509-517, MAY/JUNE. 1996.   DOI   ScienceOn
10 E. Babaei, S.H. Hosseini, “New cascaded multilevel inverter topology with minimum number of switches”, Energy Conversion and Management, Vol. 50, pp. 2761-2767, 2009.   DOI   ScienceOn
11 L.M. Tolbert , T.G. Habetler, “Novel Multilevel Inverter Carrier-Based PWM Method”, IEEE Trans. Industry Application, Vol. 35, No.5, pp. 1098-1107, September/October. 1999.   DOI   ScienceOn
12 D.W. Kang, Y.H. Lee, B.S. Suh,C.H. Choi, D.S. Hyun, “An Improved Carrier-Based SVPWM Method Using Leg Voltage Redundancies in Generalized Cascaded Multilevel Inverter Topology,” IEEE Trans. Power Electronics, Vol. 18, No. 1, pp. 180-187, January. 2003.   DOI   ScienceOn