• 제목/요약/키워드: Micro-array Chip

검색결과 57건 처리시간 0.023초

DNA Chip 용 마이크로 핀에 관한 연구 (Manufacturing of Micro Dotting Pin)

  • 신홍규;이영수;남권선;김병희
    • 한국공작기계학회:학술대회논문집
    • /
    • 한국공작기계학회 2004년도 추계학술대회 논문집
    • /
    • pp.500-504
    • /
    • 2004
  • The bio-micro pin has been usually used for the biochemistry analysis. The manufacturing capability of the micro-pin and the their array with the effective and low-cost way is very important and it gives great economical benefits to developers. The micro-pin is composed of the sample channel for holding the liquid with the fixed volume, the flat tip which determines the printing quality and the pin head for preventing the rotation of the pin in the holder. In this study, we have manufactured newly designed micro-pins by the wire-EDM process with special jigs, and analyzed liquid holding and printing characteristics with respect to the variation of the shape and the tip size of the micro-pin.

  • PDF

Anisotropic Superomniphobic Wettability on Hierarchical Structures of Micro Line Array Combined with Fluorinated Wax (C24F50)

  • 전덕진
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2014년도 제46회 동계 정기학술대회 초록집
    • /
    • pp.209.2-209.2
    • /
    • 2014
  • In recent years, researches about hydrophobic and hydrophilic surfaces have been executed however their other effects have not been researched enough. In this paper, the fabrication method of hierarchical structures of micro line array combined with fluorinated wax for anisotropic superomniphobic wettability is presented. We have achieved anisotropic and superomniphobic surface via simple two step methods, which are maskless photolithography and wax deposition. In order to prove how to provide those characteristics, SEM, contact angle measurement tool and X-ray diffraction are used. Fluorinated wax is crystalized self-assembly and it is subordinated on micro line array so that it is able to display anisotropic wettability. Understanding on anisotropic superomniphobic surface and simple fabrication method has been attracted to apply for lots of applications which range from self-cleaning surface, microfluidic chip, to directionally fluid control device, even in oily fluid.

  • PDF

UV 임프린팅을 이용한 이미지 센서용 웨이퍼 스케일 마이크로렌즈 어레이 설계 및 제작 (Design and fabrication of wafer scale microlens array for image sensor using UV-imprinting)

  • 김호관;김석민;임지석;강신일
    • 한국소성가공학회:학술대회논문집
    • /
    • 한국소성가공학회 2007년도 추계학술대회 논문집
    • /
    • pp.100-103
    • /
    • 2007
  • A microlens array has been required to improve light conversion efficiency in image sensors. A microlens array can be usually fabricated by photoresist reflow, hot-embossing, micro injection molding, and UV-imprinting. Among these processes, a UV-imprinting, which is operated at room temperature with relatively low applied pressure, can be a desirable process to integrate microlens array on image sensors, because this process provides the components with low thermal expansion, enhanced stability, and low birefringence, furthermore, it is more suitable for mass production of high quality microlens array. In this study, to analyze the optical properties of the wafer scale microlens array integrated image sensor, another wafer scale simulated image sensor chip array was designed and fabricated. An aspherical square microlens was designed and integrated on a simulated image sensor chip array using a UV-imprinting process. Finally, the optical performances were measured and analyzed.

  • PDF

Hardware Implementation of a Neural Network Controller with an MCU and an FPGA for Nonlinear Systems

  • Kim Sung-Su;Jung Seul
    • International Journal of Control, Automation, and Systems
    • /
    • 제4권5호
    • /
    • pp.567-574
    • /
    • 2006
  • This paper presents the hardware implementation of a neural network controller for a nonlinear system with a micro-controller unit (MCU) and a field programmable gate array (FPGA) chip. As an on-line learning algorithm of a neural network, the reference compensation technique has been implemented on an MCU, while PID controllers with other functions such as counters and PWM generators are implemented on an FPGA chip. Interface between an MCU and a field programmable gate array (FPGA) chip has been developed to complete hardware implementation of a neural controller. The developed neural control hardware has been tested for balancing the inverted pendulum while controlling a desired trajectory of a cart as a nonlinear system.

Light Intensity 및 명암비 향상을 위한 마이크로 LED의 사파이어 기판 형상 변화 연구 (The Variation of Sapphire Substrate Shape of Micro LED Array to Increasing of Light Intensity and Contrast Ratio)

  • 차유정;곽준섭
    • 한국전기전자재료학회논문지
    • /
    • 제34권1호
    • /
    • pp.8-15
    • /
    • 2021
  • Micro-LEDs can be applied to various parts of a product. However, it has disadvantages compared to general LEDs in large displays such as low efficiency, intensity, and contrast ratio, among others, owing to their short history of study. The simulations were carried out using ray-tracing software to investigate the change in light intensity and light distribution according to pattern shapes on the sapphire substrate of the flip-chip micro-LED (FC μ-LED) array. Three patterns-concave square patterns, convex square patterns, and Ag coated convex patterns-which existed on the opposite side of FC μ-LEDs (115 ㎛ × 115 ㎛) array, were applied. The intensity of FC μ-LEDs on the center of the receivers depends on the pattern depth with shape. The concave square patterns having FC μ-LEDs arrays show that decreasing intensity as the patterns depth. On the contrary, the convex square patterns having FC μ-LEDs arrays shows that increasing intensity as the patterns depth. In addition, the highest intensity shows that FC μ-LEDs having Ag-coated convex patterns on the opposite side of sapphire lead to a reduction in light crosstalk owing to the Ag film.

비축대칭 Glass Array Lens의 설계 및 개발 (Design and Development of Asymmetry Glass Array Lens)

  • 박순섭;황연;이기용;김건희;원종호
    • 한국정밀공학회지
    • /
    • 제25권12호
    • /
    • pp.39-46
    • /
    • 2008
  • Asymmetric glass lens core for portable projection optic system was designed and simulated. And it was machined by newly developed non-rotational ultra precision grinding method. With the designed lens data which optimized for multi-collimation, we generated the we core surface data. Mold pressing conditions analyzed by FEM. In the machining process, ground profile errors were compensated based on measured data, minimized feed rate and depth of cut. The deviations of machined core profile were acceptable level for glass mold press. Mold pressed glass array lens was coated with $SiO_2\;and\;Ta_2O_5$ for anti-reflection.

BGA to CSP to Flip Chip-Manufacturing Issues

  • Caswell, Greg;Partridge, Julian
    • 마이크로전자및패키징학회지
    • /
    • 제8권2호
    • /
    • pp.37-42
    • /
    • 2001
  • The BGA package has been the area array package of choice for several years. Recently, the transition has been to finer pitch configurations called Chip Scale Packages (CSP). Several of these package types are available at 0.5 mm pitch. requiring surface mount assemblers to evaluate and optimize various elements of the assembly process. This presentation describes the issues associated with making the transition from BGA to CSP assembly. Areas addressed will include the accuracy of pick and place equipment, printed wiring board lines and spaces, PWB vias, in-circuit test issues, solder paste printing, moisture related factors, rework and reliability. The transition to 0.5 mm pitch requires careful evaluation of the board design, solder paste selection, stencil design and component placement accuracy. At this pitch, ball and board pad diameters can be as small as 0.25 mm and 0.20 mm respectively. Drilled interstitial vias are no longer possible and higher ball count packages require micro-via board technology. The transition to CSP requires careful evaluation of these issues. Normal paste registration and BGA component tolerances can no longer achieve the required process levels and higher accuracy pick and place machines need to be implemented. This presentation will examine the optimization of these critical assembly operations, contrast the challenges at 0.5 mm and also look at the continuation of the process to incorporate smaller pitch flip chip devices.

  • PDF

BGA to CSP to Flip Chip - Manufacturing Issues

  • Caswell, Greg;Partridge, Julian
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2001년도 Proceedings of 6th International Joint Symposium on Microeletronics and Packaging
    • /
    • pp.27-34
    • /
    • 2001
  • The BGA Package has been the area array package of choice for several rears. Recently, the transition has been to finer pitch configuration called Chip Scale Packages (CSP). Several of these package types are available at 0.5 mm pitch, requiring surface mount assemblers to evaluate and optimize various elements of the assembly process. This presentation describes the issues associated with making the transition from BGA to CSP assembly. Areas addressed will include the accuracy of pick and piece equipment, printed wiring board lines and spaces, PWB vias, in-circuit test issues, solder paste printing, moisture related factors, rework and reliability. The transition to 0.5 mm pitch requires careful evaluation of the board design, solder paste selection, stencil design and component placement accuracy. At this pitch, ball and board pad diameters can be as small as 0.25 mm and 0.20 mm respectively. Drilled interstitial vias are no longer possible and higher ball count packages require micro-via board technology. The transition to CSP requires careful evaluation of these issues. Normal paste registration and BGA component tolerances can no longer achieve the required process levels and higher accuracy pick and place machines need to be implemented. This presentation will examine the optimization of these critical assembly operations, contrast the challenges at 0.5 mm and also look at the continuation of the process to incorporate smaller pitch flip chip devices.

  • PDF

Nanowell Array based Sensor and Its Packaging

  • Lee, JuKyung;Akira, Tsuda;Jeong, Myung Yung;Lee, Hea Yeon
    • 마이크로전자및패키징학회지
    • /
    • 제21권3호
    • /
    • pp.19-24
    • /
    • 2014
  • This article reviews the recent progress in nanowell array biosensors that use the label-free detection protocol, and are detected in their natural forms. These nanowell array biosensors are fabricated by nanofabrication technologies that should be useful for developing highly sensitive and selective also reproducible biosensors. Moreover, electrochemical method was selected as analysis method that has high sensitivity compared with other analysis. Finally, highly sensitive nanobiosensor was achieved by combining nanofabrication technologies and classical electrochemical method. Many examples are mentioned about the sensing performance of nanowell array biosensors will be evaluated in terms of sensitivity and detection limit compared with other micro-sized electrode without nanowell array.

60 GHz 대역 능동 안테나 모듈 설계 (Active Antenna Module for 60 GHz Frequency Band)

  • 안세인;윤상원
    • 한국전자파학회논문지
    • /
    • 제30권6호
    • /
    • pp.518-521
    • /
    • 2019
  • 본 논문에서는 상용 트랜스미터 칩과 패치 어레이 안테나를 결합하여 60 GHz 대역에서 동작하는 능동 안테나 모듈을 설계, 제작하였다. 설계된 모듈은 안테나 PCB와 트랜스미터 칩이 장착된 송신 모듈 PCB가 결합되는 구조로 하였다. 주파수 제어신호 및 바이어스 제어신호는 아두이노 키트를 사용하여 인가하였으며, 기저대역의 I/Q 신호가 트랜스미터 칩으로 인가될 수 있도록 하였다. 송신 모듈의 출력은 단일 출력으로 안테나에 연결되므로 차동 출력을 내는 트랜스미터 칩의 출력을 링 하이브리드 발룬에 전달하고, 이를 초소형 상용 커넥터로 $2{\times}4$ 마이크로스트립 패치 어레이 안테나 PCB로 전달되도록 하였다. 최종 출력되는 밀리미터파 신호의 방사패턴 측정을 통하여 시뮬레이션 결과와 비교하는 방식으로 확인하였다. 제작된 능동 안테나 모듈의 방사패턴 측정 결과, 3 dB 빔폭과 null 포인트의 위치가 시뮬레이션 결과와 잘 일치함을 확인하였다.