• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.08a
• /
• pp.68-69
• /
• 2011

The process of charge transfer at the interface between two semiconductors or between a metal and a semiconductor plays an important role in many areas of technology. The optimization of such devices requires a good theoretical description of the interfaces involved. This, in turn, has motivated detailed mechanistic studies of interfacial charge-transfer reactions at metal/organic, organic/organic, and organic/inorganic semiconductor heterojunctions. Charge recombination of photo-induced electron with redox species such as oxidized dyes or triiodide or cationic HTM (hole transporting materials) at the heterogeneous interface of $TiO_2$ is one of main loss factors in liquid junction DSSCs or solid-state DSSCs, respectively. Among the attempts to prevent recombination reactions such as insulating thin layer and lithium ions-doped hole transport materials and introduction of co-adsorbents, although co-adsorbents retard the recombination reactions as hydrophobic energy barriers, little attention has been focused on the anchoring processes. Molecular engineering of heterogeneous interfaces by employing several co-adsorbents with different properties altered the surface properties of $TiO_2$ electrodes, resulting to the improved power conversion efficiency and long-term stability of the DSSCs. In this talk, advantages of the coadsorbent-assisted sensitization of N719 in preparation of DSSCs will be discussed.

• Journal of Sensor Science and Technology
• /
• v.19 no.4
• /
• pp.328-335
• /
• 2010

We have designed and fabricated an active pixel sensor(APS) using an optimized n-well/gate-tied p-channel metal oxide semiconductor field effect transistor(PMOSFET)-type photodetector with a built-in transfer gate. This photodetector has a floating gate connected to n-well and a built-in transfer gate. The photodetector has been optimized by changing the length of the transfer gate. The APS has been fabricated using a 0.35 ${\mu}m$ standard complementary metal oxide semiconductor(CMOS) process. It was confirmed that the proposed APS has a wider dynamic range than the APS using the previously proposed photodetector and a higher sensitivity than the conventional APS using a p-n junction photodiode.

• Proceedings of the Korean Society of Propulsion Engineers Conference
• /
• 1994.11a
• /
• pp.21-26
• /
• 1994

Conventional electroexplosive devices (EED) commonly use a very small metal bridgewire to ignite explosive materials i.e. pyrotechnics, primary and secondary explosives. The use of semiconductor devices to replace “hot-wire” resistance heating elements in automotive safety systems pyrotechnic devices has been under development for several years. In a typical 1 amp/1 watt electroexplosive devices, ignition takes place a few milliseconds after a current pulse of at least 25 mJ is applied to the bridgewire. In contrast, as for a SCB devices, ignition takes place in a few tens of microseconds and only require approximately one-tenth the input energy of a conventional electroexplosive devices. Typically, when SCB device is driven by a short (20 $\mu\textrm{s}$), low energy pulse (less than 5 mJ), the SCB produces a hot plasma that ignites explosive materials. The advantages and disadvantages of this technology are strongly dependent upon the particular technology selected. To date, three distinct technologies have evolved, each of which utilizes a hot, silicon plasma as the pyrotechnic initiation element. These technologies are 1.) Heavily doped silicon as the resistive heating initiation mechanism, 2.) Tungsten enhanced silicon which utilizes a chemically vapor deposited layer of tungsten as the initiation element, and 3.) a junction diode, fabricated with standard CMOS processes, which creates the initial thermal environment by avalanche breakdown of the diode. This paper describes the three technologies, discusses the advantages and disadvantages of each as they apply to electroexplosive devises, and recommends a methodology for selection of the best device for a particular system environment. The important parameters in this analysis are: All-Fire energy, All-Fire voltage, response time, ease of integration with other semiconductor devices, cost (overall system cost), and reliability. The potential for significant cost savings by integrating several safety functions into the initiator makes this technology worthy of attention by the safety system designer.

• Current Photovoltaic Research
• /
• v.4 no.3
• /
• pp.108-113
• /
• 2016

III-V compound semiconductor based thin film solar cells promise relatively higher power conversion efficiencies and better device reliability. In general, the thin film III-V solar cells are fabricated by an epitaxial lift-off process, which requires an $Al_xGa_{1-x}As$ ($x{\geq}0.8$) sacrificial layer and an inverted solar cell structure. However, the device performance of the inversely grown solar cell could be degraded due to the different internal diffusion conditions. In this study, InGaP/GaAs double-junction solar cells are inversely grown by MOCVD on GaAs (100) substrates. The thickness of the GaAs base layer is reduced to minimize the thermal budget during the growth. A wide band gap p-AlGaAs/n-InGaP tunnel junction structure is employed to connect the two subcells with minimal electrical loss. The solar cell structures are transferred on to thin metal films formed by Au electroplating. An AlAs layer with a thickness of 20 nm is used as a sacrificial layer, which is removed by a HF:Acetone (1:1) solution during the epitaxial lift-off process. As a result, the flexible InGaP/GaAs solar cell was fabricated successfully with an efficiency of 27.79% under AM1.5G illumination. The efficiency was kept at almost the same value after bending tests of 1,000 cycles with a radius of curvature of 10 mm.

• Progress in Superconductivity
• /
• v.8 no.2
• /
• pp.181-185
• /
• 2007

For more than two decades Nb trilayer ($Nb/Al_2O_3/Nb$) process has been serving as the most stable fabrication process of the Josephson junction integrated circuits. Fast development of semiconductor fabrication technology has been possible with the recent advancement of the fabrication equipments. In this work, we took an advantage of advanced fabrication equipments in developing a superconducting Arithmetic Logic Unit (ALU) by using Nb trilayers. The ALU is a core element of a computer processor that performs arithmetic and logic operations on the operands in computer instruction words. We used DC magnetron sputtering technique for metal depositions and RF sputtering technique for $SiO_2$ depositions. Various dry etching techniques were used to define the Josephson junction areas and film pattering processes. Our Nb films were stress free and showed the $T{_c}'s$ of about 9 K. To enhance the step coverage of Nb films we used reverse bias powered DC magnetron sputtering technique. The fabricated 1-bit, 2-bit, and 4-bit ALU circuits were tested at a few kilo-hertz clock frequency as well as a few tens giga-hertz clock frequency, respectively. Our 1-bit ALU operated correctly at up to 40 GHz clock frequency, and the 4-bit ALU operated at up to 5 GHz clock frequency.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2012.02a
• /
• pp.408-408
• /
• 2012

It is well known that magnetic random access memory (MRAM) is nonvolatile memory devices using ferromagnetic materials. MRAM has the merits such as fast access time, unlimited read/write endurance and nonvolatility. Although DRAM has many advantages containing high storage density, fast access time and low power consumption, it becomes volatile when the power is turned off. Owing to the attractive advantages of MRAM, MRAM is being spotlighted as an alternative device in the future. MRAM consists of magnetic tunnel junction (MTJ) stack and complementary metal- oxide semiconductor (CMOS). MTJ stacks are composed of various magnetic materials. FePt thin films are used as a pinned layer of MTJ stack. Up to date, an inductively coupled plasma reactive ion etching (ICPRIE) method of MTJ stacks showed better results in terms of etch rate and etch profile than any other methods such as ion milling, chemical assisted ion etching (CAIE), reactive ion etching (RIE). In order to improve etch profiles without redepositon, a better etching process of MTJ stack needs to be developed by using different etch gases and etch parameters. In this research, influences of $O_2$ gas on the etching characteristics of FePt thin films were investigated. FePt thin films were etched using ICPRIE in $CH_4/O_2/Ar$ gas mix. The etch rate and the etch selectivity were investigated in various $O_2$ concentrations. The etch profiles were studied in varying etch parameters such as coil rf power, dc-bias voltage, and gas pressure. TiN was employed as a hard mask. For observation etch profiles, field emission scanning electron microscopy (FESEM) was used.

• Journal of the Korean Society for Precision Engineering
• /
• v.26 no.11
• /
• pp.138-145
• /
• 2009

A suspended membrane micro fluidic heat flux sensor that is able to measure the heat flow rate was designed and fabricated by a complementary-metal-oxide-semiconductor-compatible process. The combination of a thirty-junction gold and nickel thermoelectric sensor with an ultralow noise preamplifier, low pass filter, and lock-in amp has enabled the resolution of 50 nW power and provides the sensitivity of $11.4\;mV/{\mu}W$. The heater modulation method was used to eliminate low frequency noises from sensor output. It is measured with various heat flux fluid of DI-water to test as micro fluidic application. In order to estimate the heat generation of samples from the output measurement of a micro fluidic heat-flux sensor, a methodology for modeling and simulating electro-thermal behavior in the micro fluidic heat-flux sensor with integrated electronic circuit is presented and validated. The electro-thermal model was constructed by using system dynamics, particularly the bond graph. The electro-thermal system model in which the thermal and the electrical domain are coupled expresses the heat generation of samples converts thermal input to electrical output. The proposed electro-thermal system model shows good agreement with measured output voltage response in transient state and steady-state.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2003.07a
• /
• pp.80-83
• /
• 2003

In this paper, the programming characteristics of the multi-bit devices based on SONOS structure are investigated. Our devices have been fabricated by $0.35\;{\mu}m$ complementary metal-oxide-semiconductor (CMOS) process with LOCOS isolation. In order to achieve the two-bits per cell operation, charges must be locally trapped in the nitride layer above the channel near the junction. Channel hot electron (CHE) injection for programming can operate in multi-bit using localized trap in nitride film. CHE injection in our devices is achieved with the single power supply of 5 V. To demonstrate CHE injection, substrate current (Isub) and one-shot programming curve were investigated. The multi-bit operation which stores two-bit per cell is investigated with a reverse read scheme. Also, hot hole injection for fast erasing is used. Due to the ultra-thin gate dielectrics, our results show many advantages which are simpler process, better scalability and lower programming voltage compared to any other two-bit storage flash memory. This fabricated structure and programming characteristics are shown to be the most promising for the multi-bit flash memory.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.25 no.5
• /
• pp.412-419
• /
• 2020

In this study, a 70 W buck converter using GaN metal-oxide-semiconductor field-effect transistor (MOSFET) is developed. This converter exhibits over 97 % efficiency, high power density, and 48 V-to-12 V/1.2 V/1 V (triple output). Three gate drivers and six GaN MOSFETs are placed in a 1 ㎠ area to enhance power density and heat dissipation capacity. The theoretical switching and conduction losses of the GaN MOSFETs are calculated. Inductances, capacitances, and resistances for the output filters of the three buck converters are determined to achieve the desired current, voltage ripples, and efficiency. An equivalent circuit model for the thermal analysis of the proposed triple-output buck converter is presented. The junction temperatures of the GaN MOSFETs are estimated using the thermal model. Circuit operation and temperature analysis are evaluated using a circuit simulation tool and the finite element analysis results. An experimental test bed is built to evaluate the proposed design. The estimated switch and heat sink temperatures coincide well with the measured results. The designed buck converter has 130 W/in³ power density and 97.6 % efficiency.

• Journal of Satellite, Information and Communications
• /
• v.7 no.2
• /
• pp.18-24
• /
• 2012

High current behaviors of the extended drain n-type metal-oxide-semiconductor field effects transistor (EDNMOSFET) for electrostatic discharge (ESD) protection of high voltage operating LDI (LCD Driver IC) chip are analyzed. Both the transmission line pulse (TLP) data and the thermal incorporated 2-dimensional simulation analysis demonstrate a characteristic double snapback phenomenon after triggering of biploar junction transistor (BJT) operation. Also, background doping concentration (BDC) is proven to be a critical factor to affect the high current behavior of the EDNMOS devices. The EDNMOS device with low BDC suffers from strong snapback in the high current region, which results in poor ESD protection performance and high latchup risk. However, the strong snapback can be avoided in the EDNMOS device with high BDC. This implies that both the good ESD protection performance and the latchup immunity can be realized in terms of the EDNMOS by properly controlling its BDC.