• Title/Summary/Keyword: Metal interconnection

Search Result 82, Processing Time 0.024 seconds

Plasma damage of MIS(TaN/$HfO_2$/Si) capacitor using antenna structure (Antenna structure를 이용한 MIS(TaN/$HfO_2$/Si) capacitor의 plasma damage 연구)

  • Yang, Seung-Kook;Lee, Seung-Yong;Yu, Han-Suk;Kim, Han-Hyung;Song, Ho-Young;Lee, Jong-Geun;Park, Se-Geun
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.551-552
    • /
    • 2006
  • Plasma-induced charging damage was been measured during TaN gate electrode of MISFET(TaN/$HfO_2$/Si) or interconnection metal etching step using large antenna structures. The results of these experiments were obtained that $HfO_2$ gate dielectric layer was affected about plasma charging effects and damage increased with F-N tunneling. Therefore, the etching conditions should be optimized to avoid the defects caused by plasma charging.

  • PDF

Fully Cu-based Gate and Source/Drain Interconnections for Ultrahigh-Definition LCDs

  • Kugimiya, Toshihiro;Goto, Hiroshi;Hino, Aya;Nakai, Junichi;Yoneda, Yoichiro;Kusumoto, Eisuke
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.1193-1196
    • /
    • 2009
  • Low resistivity interconnection and high-mobility channel are required to realize ultrahigh-definition LCDs such as 4k ${\times}$ 2k TVs. We evaluated fully Cu-based gate and Source/Drain interconnections, consisting of stacked pure-Cu/Cu-Mn layers for TFT-LCDs, and found the underlying Cu-Mn alloy film has superior adhesion to glass substrates and CVD-SiOx films. It was also confirmed that wet etching of the Cu/Cu-Mn films without residues and low contact resistance with both channel IGZO and pixel ITO films can be obtained. It is thus considered that the stacked Cu/Cu-Mn structure is one of candidates to replacing conventionally pure-Cu/refractory metal.

  • PDF

TLP and Wire Bonding for Power Module (파워모듈의 TLP 접합 및 와이어 본딩)

  • Kang, Hyejun;Jung, Jaepil
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.26 no.4
    • /
    • pp.7-13
    • /
    • 2019
  • Power module is getting attention from electronic industries such as solar cell, battery and electric vehicles. Transient liquid phase (TLP) boding, sintering with Ag and Cu powders and wire bonding are applied to power module packaging. Sintering is a popular process but it has some disadvantages such as high cost, complex procedures and long bonding time. Meanwhile, TLP bonding has lower bonding temperature, cost effectiveness and less porosity. However, it also needs to improve ductility of the intermetallic compounds (IMCs) at the joint. Wire boding is also an important interconnection process between semiconductor chip and metal lead for direct bonded copper (DBC). In this study, TLP bonding using Sn-based solders and wire bonding process for power electronics packaging are described.

Development of Polymer Elastic Bump Formation Process and Bump Deformation Behavior Analysis for Flexible Semiconductor Package Assembly (유연 반도체 패키지 접속을 위한 폴리머 탄성범프 범핑 공정 개발 및 범프 변형 거동 분석)

  • Lee, Jae Hak;Song, Jun-Yeob;Kim, Seung Man;Kim, Yong Jin;Park, Ah-Young
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.26 no.2
    • /
    • pp.31-43
    • /
    • 2019
  • In this study, polymer elastic bumps were fabricated for the flexible electronic package flip chip bonding and the viscoelastic and viscoplastic behavior of the polymer elastic bumps according to the temperature and load were analyzed using FEM and experiments. The polymer elastic bump is easy to deform by the bonding load, and it is confirmed that the bump height flatness problem is easily compensated and the stress concentration on thin chip is reduced remarkably. We also develop a spiral cap type and spoke cap type polymer elastic bump of $200{\mu}m$ diameter to complement Au metal cap crack phenomenon caused by excessive deformation of polymer elastic bump. The proposed polymer elastic bumps could reduce stress of metal wiring during bump deformation compared to metal cap bump, which is completely covered with metal wiring because the metal wiring on these bumps is partially patterned and easily deformable pattern. The spoke cap bump shows the lowest stress concentration in the metal wiring while maintaining the low contact resistance because the contact area between bump and pad was wider than that of the spiral cap bump.

Reflow of copper film for the interconnection of the next generation semiconductor devices (차세대 반도체 소자의 배선을 위한 구리박막의 reflow)

  • 김동원;김갑중;권인호;이승윤;라사균;박종욱
    • Journal of the Korean Vacuum Society
    • /
    • v.6 no.3
    • /
    • pp.206-212
    • /
    • 1997
  • The reflow characteristics of copper, which is expected to be used as interconnection materials in the next generation semiconductor devices, were investigated. Copper films were deposited on hole and trench patterns by metal organic chemical vapor deposition and annealed in nitrogen and oxygen ambient with the annealing temperatures ranging from $350^{\circ}C$ to $550^{\circ}C$. Copper films were not reflowed into the patterns upon the annealing in nitrogen ambient, but reflowed at the annealing temperature higher than $450^{\circ}C$ in oxygen ambient. It is considered that the reflow takes place as the heat generated by the oxidation of copper liquefies the copper film partly and the liquid copper fills the patterns for minimizing the surface energy and the potential energy. Upon the annealing in oxygen ambient, the copper oxide whose thickness was less than 300$\AA$ formed at the surface of an agglomerate and the resistivity of copper film increased drastically at an annealing temperature of $550^{\circ}C$ due to the copper agglomeration.

  • PDF

Investigation of TaNx diffusion barrier properties using Plasma-Enhanced ALD for copper interconnection

  • Han, Dong-Seok;Mun, Dae-Yong;Gwon, Tae-Seok;Kim, Ung-Seon;Hwang, Chang-Muk;Park, Jong-Wan
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.178-178
    • /
    • 2010
  • With the scaling down of ULSI(Ultra Large Scale Integration) circuit of CMOS(Complementary Metal Oxide Semiconductor)based electronic devices, the electronic devices become more faster and smaller size that are promising field of semiconductor market. However, very narrow line width has some disadvantages. For example, because of narrow line width, deposition of conformal and thin barrier is difficult. Besides, proportion of barrier width is large, thus resistance is high. Conventional PVD(Physical Vapor Deposition) thin films are not able to gain a good quality and conformal layer. Hence, in order to get over these side effects, deposition of thin layer used of ALD(Atomic Layer Deposition) is important factor. Furthermore, it is essential that copper atomic diffusion into dielectric layer such as silicon oxide and hafnium oxide. If copper line is not surrounded by diffusion barrier, it cause the leakage current and devices degradation. There are some possible methods for improving the these secondary effects. In this study, TaNx, is used of Tertiarybutylimido tris (ethylamethlamino) tantalum (TBITEMAT), was deposited on the 24nm sized trench silicon oxide/silicon bi-layer substrate with good step coverage and high quality film using plasma enhanced atomic layer deposition (PEALD). And then copper was deposited on TaNx barrier using same deposition method. The thickness of TaNx was 4~5 nm. TaNx film was deposited the condition of under $300^{\circ}C$ and copper deposition temperature was under $120^{\circ}C$, and feeding time of TaNx and copper were 5 seconds and 5 seconds, relatively. Purge time of TaNx and copper films were 10 seconds and 6 seconds, relatively. XRD, TEM, AFM, I-V measurement(for testing leakage current and stability) were used to analyze this work. With this work, thin barrier layer(4~5nm) with deposited PEALD has good step coverage and good thermal stability. So the barrier properties of PEALD TaNx film are desirable for copper interconnection.

  • PDF

Characteristic of Zr(Si)N film as a diffusion barrier between Cu metal and Si substrate (Cu 금속과 Si 기판 사이에서 확산방지막으로 사용하기 위한 Zr(Si)N 박막의 특성)

  • 김좌연;조병철;채상훈;김헌창;박경순
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.12 no.6
    • /
    • pp.283-287
    • /
    • 2002
  • We have studied Zr(Si)N film as a diffusion barrier between Cu metal and Si substrate for application of interconnection metal in ULSI circuits. Zr(Si)N film was deposited with reactive DC magnetron sputtering system using $Ar/N_2$mixed gas. The value of the resistivity was the lowest for the ZrN film using 29 : 1 of Ar : $N_2$reactant gas ratio at room temperature and decreased with increasing of Si substrate temperature. As the value of ZrN film resistivity was decreased, the direction of crystal growth was toward to (002) plane. The barrier property of ZrN film added with Si was improved. But Si was added too much in ZrN film, the barrier property was degraded. The adhesive property was improved with increasing of Si in ZrN. For the analysis of the film, XRD, Optical microscopy, Scretch tester, so on were used.

Study of complex electrodeposited thin film with multi-layer graphene-coated metal nanoparticles

  • Cho, Young-Lae;Lee, Jung-woo;Park, Chan;Song, Young-il;Suh, Su-Jeong
    • Carbon letters
    • /
    • v.21
    • /
    • pp.68-73
    • /
    • 2017
  • We have demonstrated the production of thin films containing multilayer graphene-coated copper nanoparticles (MGCNs) by a commercial electrodeposition method. The MGCNs were produced by electrical wire explosion, an easily applied technique for creating hybrid metal nanoparticles. The nanoparticles had average diameters of 10-120 nm and quasi-spherical morphologies. We made a complex-electrodeposited copper thin film (CETF) with a thickness of $4.8{\mu}m$ by adding 300 ppm MGCNs to the electrolyte solution and performing electrodeposition. We measured the electric properties and performed corrosion testing of the CETF. Raman spectroscopy was used to measure the bonding characteristics and estimate the number of layers in the graphene films. The resistivity of the bare-electrodeposited copper thin film (BETF) was $2.092{\times}10^{-6}{\Omega}{\cdot}cm$, and the resistivity of the CETF after the addition of 300 ppm MGCNs was decreased by 2% to ${\sim}2.049{\times}10^{-6}{\Omega}{\cdot}cm$. The corrosion resistance of the BETF was $9.306{\Omega}$, while that of the CETF was increased to 20.04 Ω. Therefore, the CETF with MGCNs can be used in interconnection circuits for printed circuit boards or semiconductor devices on the basis of its low resistivity and high corrosion resistance.

Ti/Cu CMP process for wafer level 3D integration (웨이퍼 레벨 3D Integration을 위한 Ti/Cu CMP 공정 연구)

  • Kim, Eunsol;Lee, Minjae;Kim, Sungdong;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.19 no.3
    • /
    • pp.37-41
    • /
    • 2012
  • The wafer level stacking with Cu-to-Cu bonding becomes an important technology for high density DRAM stacking, high performance logic stacking, or heterogeneous chip stacking. Cu CMP becomes one of key processes to be developed for optimized Cu bonding process. For the ultra low-k dielectrics used in the advanced logic applications, Ti barrier has been preferred due to its good compatibility with porous ultra low-K dielectrics. But since Ti is electrochemically reactive to Cu CMP slurries, it leads to a new challenge to Cu CMP. In this study Ti barrier/Cu interconnection structure has been investigated for the wafer level 3D integration. Cu CMP wafers have been fabricated by a damascene process and two types of slurry were compared. The slurry selectivity to $SiO_2$ and Ti and removal rate were measured. The effect of metal line width and metal density were evaluated.

Gas Sensing Properties of Pt Doped Fe2O3 Nanoparticles Fabricated by Sol-Gel Method (Sol-Gel 방법을 이용하여 제작된 Pt이 첨가된 Fe2O3 나노 입자의 가스 감지 특성)

  • Jang, Min-Hyung;Lim, Yooseong;Choi, Seung-Il;Park, Ji-In;Hwang, Namgyung;Yi, Moonsuk
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.30 no.5
    • /
    • pp.288-293
    • /
    • 2017
  • $Fe_2O_3$ is one of the most important metal oxides for gas sensing applications because of its low cost and high stability. It is well-known that the shape, size, and phase of $Fe_2O_3$ have a significant influence on its sensing properties. Many reports are available in the literature on the use of $Fe_2O_3$-based sensors for detecting gases, such as $NO_2$, $NH_3$, $H_2S$, $H_2$, and CO. In this paper, we investigated the gas-sensing performance of a Pt-doped ${\varepsilon}$-phase $Fe_2O_3$ gas sensor. Pt-doped $Fe_2O_3$ nanoparticles were synthesized by a Sol-Gel method. Platinum, known as a catalytic material, was used for improving gas-sensing performance in this research. The gas-response measurement at $300^{\circ}C$ showed that $Fe_2O_3$ gas sensors doped with 3%Pt are selective for $NO_2$ gas and exhibita maximum response of 21.23%. The gas-sensing properties proved that $Fe_2O_3$ could be used as a gas sensor for nitrogen dioxide.