• Title/Summary/Keyword: Low-power Technique

Search Result 1,172, Processing Time 0.034 seconds

A 170㎼ Low Noise Amplifier Using Current Reuse Gm-boosting Technique for MedRadio Applications (전류 재사용 Gm-boosting 기술을 이용한 MedRadio 대역에서의 170㎼ 저잡음 증폭기)

  • Kim, InSoo;Kwon, Kuduck
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.54 no.2
    • /
    • pp.53-57
    • /
    • 2017
  • This paper proposes a 401MHz-406MHz low noise amplifier for MedRadio applications. The proposed low noise amplifier adopts a common gate amplifier topology using current reuse gm-boosting technique. The proposed low noise amplifier shows better performance of voltage gain and noise figure than the conventional gm-boosted common gate amplifier in the same power consumption. The proposed current-reuse gm-boosted low noise amplifier achieves a voltage gain of 22 dB, a noise figure of 2.95 dB, and IIP3 of -17 dBm while consuming $170{\mu}W$ from a 0.5 V supply voltage in $0.13{\mu}m$ CMOS process.

High frequency partial discharge measurement by metal foil electrode (박전극을 이용한 고주파 부분방전 측정 연구)

  • Kim, C.S.;Shin, D.S.;Lee, C.Y.;Kim, J.N.;Baek, J.H.;Kim, D.W.;Park, W.K.
    • Proceedings of the KIEE Conference
    • /
    • 1999.11d
    • /
    • pp.1081-1083
    • /
    • 1999
  • The capacitive coupling technique has been used as conventional method for PD detection on the power cable line. Recently, however PD measurement using by high frequency is known to have an excellent sensitivity comparison with low frequency on-site. In this paper, the high frequency characteristic of two type of metal foil sensor was studied and the technique was proved to be more effective diagnostic method than conventional method for qualification of EHV cable and accessories.

  • PDF

Low-Power Fully Digital Voltage Sensor using 32-nm FinFETs

  • Nguyen, H.V.;Kim, Youngmin
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.5 no.1
    • /
    • pp.10-16
    • /
    • 2016
  • In this paper, a design for a fully digital voltage sensor using a 32-nm fin-type field-effect transistor (FinFET) is presented. A new characteristic of the double gate p-type FinFET (p-FinFET) is examined and proven appropriate for sensing voltage variations. On the basis of this characteristic, a novel technique for designing low-power voltage-to-time converters is presented. Then, we develop a digital voltage sensor with a voltage range of 0.7 to 1.1V at a 50-mV resolution. The performance of the proposed sensor is evaluated under a range of voltages and process variations using Simulation Program with Integrated Circuit Emphasis (SPICE) simulations, and the sensor is proven capable of operating under ultra-low power consumption, high linearity, and fairly high-frequency conditions (i.e., 100 MHz).

A Low power Scheduling and Allocation Algorithm for Multiple Supply Voltage (다중 공급 전압을 이용한 저 전력 스케쥴링 및 할당 알고리듬)

  • 최지영;박남서;안도희
    • Journal of the Korea Society of Computer and Information
    • /
    • v.7 no.2
    • /
    • pp.79-86
    • /
    • 2002
  • This paper presents a low power scheduling and allocation algorithm for multiple supply voltage. The proposed supply voltage scheduling algorithm determines the control step to execute a possible the operation experimentally using another supply voltage level. Also, the switching activity using component library. and the supply voltage allocation method uses the graph coloring technique for low power, the proposed algorithm Proves the effect through various high level benchmark examples to adopt a multiple supply voltage scheduling algorithm for low power.

  • PDF

A New Scan Partition Scheme for Low-Power Embedded Systems

  • Kim, Hong-Sik;Kim, Cheong-Ghil;Kang, Sung-Ho
    • ETRI Journal
    • /
    • v.30 no.3
    • /
    • pp.412-420
    • /
    • 2008
  • A new scan partition architecture to reduce both the average and peak power dissipation during scan testing is proposed for low-power embedded systems. In scan-based testing, due to the extremely high switching activity during the scan shift operation, the power consumption increases considerably. In addition, the reduced correlation between consecutive test patterns may increase the power consumed during the capture cycle. In the proposed architecture, only a subset of scan cells is loaded with test stimulus and captured with test responses by freezing the remaining scan cells according to the spectrum of unspecified bits in the test cubes. To optimize the proposed process, a novel graph-based heuristic to partition the scan chain into several segments and a technique to increase the number of don't cares in the given test set have been developed. Experimental results on large ISCAS89 benchmark circuits show that the proposed technique, compared to the traditional full scan scheme, can reduce both the average switching activities and the average peak switching activities by 92.37% and 41.21%, respectively.

  • PDF

Design of Mixer using Neutralization Technique (Neutralization을 이용한 주파수 변환기 설계)

  • Choi, Moon-Ho;Choi, Won-Ho;Kim, Yeong-Seuk
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.4
    • /
    • pp.311-320
    • /
    • 2008
  • In this paper, a 2.4 GHz low-voltage CMOS double-balanced down-conversion mixer using neutralization technique has been proposed and verified by circuit simulations and measurements. The grounded source structure was used for low-voltage operation. The neutralization technique was used to improve a conversion gain. The proposed mixer is fabricated in $0.25{\mu}m$ CMOS process for a 2.4 GHz wireless receiver. The mixer consumes 1.94 mW and gives conversion gain of 5.66 dB, input IP3 of 0.7 dBm and P1dB of -11.2 dBm at 1.5 V power supply. Measured results for the designed mixer show improved conversion gain of 2.86 dB over conventional mixer of grounded source structure.

A New DC Ripple-Voltage Suppression Scheme in Three Phase Buck Diode Rectifiers with Unity Power Factor (단위 역률을 갖는 3상 BUCK 다이오드 정류기에서의 새로운 DC 리플-전압 저감 기법)

  • Lee, Dong-Yun;Choy, Ick;Song, Joong-Ho;Choi, Ju-Yeop;Kim, Kwang-Bae;Hyun, Dong-Seok
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.5 no.2
    • /
    • pp.154-162
    • /
    • 2000
  • A technique to suppress the low frequency ripple voltage of the DC output ${\gamma}$oltage in three-phase buck d diode rectifiers is presented in this paper. The proposed pulse frequency modulation method is employed to r regulate the output voltage of the buck diode rectifiers and guarantee zero-current switching of the switch over the Vvide load range. The pulse frequency control method used in tIns paper shows generally good p performance such as low THD of the input line current and unity power factor. In addition, the pulse f freιluency method can be effectively used to suppress the low frequency voltage ripple appeared in the dc output voltage. The proposed technique illustrates its validity and effectiveness through the respective s simulations and experiments.

  • PDF

A Low-voltage Vibrational Energy Harvesting Circuit using a High-performance AC-DC converter (고성능 AC-DC 변환기를 이용한 저전압 진동에너지 하베스팅 회로)

  • Kong, Hyo-sang;Han, Jang-ho;Choi, Jin-uk;Yoon, Eun-jung;Yu, Chong-gun
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2016.10a
    • /
    • pp.533-536
    • /
    • 2016
  • This paper describes a vibrational energy harvesting circuit with MPPT control. A high-performance AC-DC converter of which the efficiency is improved by using body-bias technique and bulk-driven technique is proposed and applied for the vibrational energy harvesting circuit design. MPPT (Maximum Power Point Tracking) control function is implemented using the linear relationship between the open-circuit voltage of a vibrational device and its MPP voltage. The designed MPPT control circuit traces the maximum power point by periodically sampling the open circuit voltage of a vibrational device, makes the reference voltages using sampled voltage and delivers the maximum available power to load. The proposed circuit is designed with a $0.35{\mu}m$ CMOS process, and the chip area is $1.21mm{\times}0.98mm$.

  • PDF

Implementation of low power algorithm for near distance wireless communication and RFID/USN systems

  • Kim, Song-Ju;Hwang, Moon-Soo;Kim, Young-Min
    • International Journal of Contents
    • /
    • v.7 no.1
    • /
    • pp.1-7
    • /
    • 2011
  • A new power control algorithm for wireless communication which can be applied to various near distance communications and USN/RFID systems is proposed. This technique has been applied and tested to lithium coin battery operated UHF/microwave transceiver systems to show extremely long communication life time without battery exchange. The power control algorithm is based on the dynamic prediction method of arrival time for incoming packet at the receiver. We obtain 16mA current consumption in the TX module and 20mA current consumption in the RX module. The advantage provided by this method compared to others is that both master transceiver and slave transceiver can be low power consumption system.

Design of Low Power OLED Driving Circuit (저소비 전력 OLED 디스플레이 구동 회로 설계)

  • 신홍재;이재선;최성욱;곽계달
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.919-922
    • /
    • 2003
  • This paper presents a novel low power driving circuit for passive matrix organic lighting emitting diodes (OLED) displays. The proposed driving method for a low power OLED driving circuit which reduce large parasitic capacitance in OLED panel only use current driving method, instead of mixed mode driving method which uses voltage pre-charge technique. The driving circuit is implemented to one chip using 0.35${\mu}{\textrm}{m}$ CMOS process with 18V high voltage devices and it is applicable to 96(R.G.B)X64, 65K color OLED displays for mobile phone application. The maximum switching power dissipation of driving power dissipation is 5.7mW and it is 4% of that of the conventional driving circuit.

  • PDF