• Title/Summary/Keyword: Low-power Consumption

Search Result 2,354, Processing Time 0.037 seconds

Comparison of the Process-level Power Consumption Profilers (프로세스 레벨 전력 소비 프로파일러의 비교)

  • Kang, Min-jae;Noh, Dong-kun
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.10a
    • /
    • pp.749-752
    • /
    • 2012
  • Recent social issues is energy issues, green computing has attracted attention. Active research on the power consumption of computer profiling is one of the various approaches for green computing. As a representative tool PowerAPI, PowerTop, JouleMeter, pTop, and EnergyChecker. These studies can be used to measure the power consumption of each computer device because it is based on a pure software. Based on this profiling process at the level of power consumption by performing the power consumption of each program can be analyzed. Therefore to identify the processes that consume a lot of power and control the total power consumption by reducing, also when designing the program, based on data profiling power enables the design of low-power programs, and ultimately can be oriented green computing. In this paper, by comparing and analyzing the associated representative studies, the ideal process level will draw on the characteristics of the power consumption profiler.

  • PDF

Ultra-low-power Pulse Oximeter with a 32.768 kHz Real Clock

  • Lee, Wonjun;Han, Youngsun;Kim, Chulwoo;Rieh, Jae-sung;Park, Jongsun;Park, Jae Young;Kim, Seon Wook
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.6 no.2
    • /
    • pp.129-132
    • /
    • 2017
  • A conventional pulse oximeter has high power consumption; thus, its mobility is severely limited. In this paper, we discuss the drawbacks of the existing pulse oximeters and propose a new ultra-low-power pulse oximeter that supports wireless data transmission for remotely monitoring vital signs, such as peripheral capillary oxygen saturation (SpO2) and beats per minute (BPM). We could notably reduce power consumption by using a low-frequency single clock in all well-customized modules. Also, our device is publicly certified, and thus, possibly engaged in clinical trials for commercial use.

A Register Scheduling and Allocation Algorithm for Low Power High Level synthesis (저전력 상위 레벨 합성을 위한 레지스터 스케줄링 및 할당알고리듬)

  • 최지영;인치호;김희석
    • Proceedings of the IEEK Conference
    • /
    • 2000.11b
    • /
    • pp.188-191
    • /
    • 2000
  • This paper presents a register scheduling and allocation algorithm for high level synthesis. The proposed algorithm executes the low power scheduling to reduce the switching activity using shut down technique which was not unnecessary the calculation through the extraction DFG from VHDL description. Also, the register allocation algorithm determines the minimum register after the life time analysis of all variable. It is minimum the switching activity using graph coloring technique for low power consumption. The proposed algorithm proves the effect through various filter benchmark to adopt a new scheduling and allocation algorithm considering the low power.

  • PDF

Power Supply Circuits with Small size for Adiabatic Dynamic CMOS Logic Circuits

  • Sato, Masashi;Hashizume, Masaki;Yotuyanagi, Hiroyuki;Tamesada, Takeomi
    • Proceedings of the IEEK Conference
    • /
    • 2000.07a
    • /
    • pp.179-182
    • /
    • 2000
  • Adiabatic dynamic CMOS logic circuits, which are called ADCL circuits, promise us to implement low power logic circuits. Since the power supply source for ADCL circuits had not been developed, we proposed a power supply circuit for them. It is shown experimentally that by using the power supply circuit ADCL circuits can work with lower power consumption than conventional static CMOS circuit. In this paper, the power supply circuit is improved so that the power consumption can be reduced. Also, it is shown by some experiments that by using the circuit, ADCL circuits can work with lower power consumption than before Improving.

  • PDF

Assessment of Wind Power Resources for Rural Green-village Planning (농촌 그린빌리지 계획을 위한 풍력에너지 자원분석)

  • Nam, Sang-Woon;Kim, Dae-Sik
    • Journal of Korean Society of Rural Planning
    • /
    • v.14 no.2
    • /
    • pp.25-32
    • /
    • 2008
  • Wind energy, which is one of renewable energy, would be useful resources that can be applied to making energy recycling villages without using fossil fuels. This study analyzed energy potential on wind power considering weather condition in three rural villages and compared with energy consumption surveyed. A wind turbine system in the 5kW class can generate 26.1%, 73.9% and 39.5% of the yearly mean consumption of electric power per house in Makhyun, Boojang and Soso respectively. A 750kW wind turbine system can generate 1.7%, 30.3% and 22.1% of the total amount of electric power consumption in three study villages respectively. Wind power energy density was too low in Makhyun and Soso, so it is determined that the application of wind turbine system is almost impossible. Wind energy potential was generally low in Boojang either, but it is evaluated that there is a little possibility of wind power generation relatively. For practical application of renewable energy to rural green-village planning, assessment of energy potential for the local area should be preceded.

ADC-Based Backplane Receivers: Motivations, Issues and Future

  • Chung, Hayun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.3
    • /
    • pp.300-311
    • /
    • 2016
  • The analog-to-digital-converter-based (ADC-based) backplane receivers that consist of a front-end ADC followed by a digital equalizer are gaining more popularity in recent years, as they support more sophisticated equalization required for high data rates, scale better with fabrication technology, and are more immune to PVT variations. Unfortunately, designing an ADC-based receiver that meets tight power and performance budgets of high-speed backplane link systems is non-trivial as both front-end ADC and digital equalizer can be power consuming and complex when running at high speed. This paper reviews the state of art designs for the front-end ADC and digital equalizers to suggest implementation choices that can achieve high speed while maintaining low power consumption and complexity. Design-space exploration using system-level models of the ADC-based receiver allows through analysis on the impact of design parameters, providing useful information in optimizing the power and performance of the receiver at the early stage of design. The system-level simulation results with newer device parameters reveal that, although the power consumption of the ADC-based receiver may not comparable to the receivers with analog equalizers yet, they will become more attractive as the fabrication technology continues to scale as power consumption of digital equalizer scales well with process.

Retina-Motivated CMOS Vision Chip Based on Column Parallel Architecture and Switch-Selective Resistive Network

  • Kong, Jae-Sung;Hyun, Hyo-Young;Seo, Sang-Ho;Shin, Jang-Kyoo
    • ETRI Journal
    • /
    • v.30 no.6
    • /
    • pp.783-789
    • /
    • 2008
  • A bio-inspired vision chip for edge detection was fabricated using 0.35 ${\mu}m$ double-poly four-metal complementary metal-oxide-semiconductor technology. It mimics the edge detection mechanism of a biological retina. This type of vision chip offer several advantages including compact size, high speed, and dense system integration. Low resolution and relatively high power consumption are common limitations of these chips because of their complex circuit structure. We have tried to overcome these problems by rearranging and simplifying their circuits. A vision chip of $160{\times}120$ pixels has been fabricated in $5{\times}5\;mm^2$ silicon die. It shows less than 10 mW of power consumption.

  • PDF

Low Power Consumption in Twisted Nematic Mode Using Novel Liquid Crystal Mixture

  • Jeon, Sang-Youn;Song, In-Bum;Hong, Sung-Ho;Lee, Dong-Jin;Choi, Hyun-Chul;Park, Man-Hyo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2008.10a
    • /
    • pp.337-339
    • /
    • 2008
  • Recently, Note PCs have being widely used due to their features such as good mobility and low power consumption. In order to ensure the current market position, further improvement is required. Especially, the lower operating voltage is essential for the long operating time of Note PCs. For the achievement of lower operating voltage, possible contributions from LC materials side are to lower the viscosity and to increase the dielectric constant without sacrificing the reliability. In order to achieve lower driving voltage, new LC mixtures have been developed, optimizing theirs physical properties.

  • PDF

Desing of the $96.5{\mu}W$ Limiting Amplifier using low power technique ($96.5{\mu}W$ 소비 전력을 갖는 리미팅 증폭기 설계)

  • Choi, Moon-Ho;Lee, Jong-Soo;Kang, Ji-Hee;Kim, Yeong-Seuk
    • Proceedings of the IEEK Conference
    • /
    • 2008.06a
    • /
    • pp.521-522
    • /
    • 2008
  • This paper presents fully integrated low power consumption limiting amplifier. The proposed limiting amplifier is employed folded cascode structure with source degeneration output stage. This proposed structure demands few transconductance than conventional structure. It can be dramatically decrease current consumption. The total power consumption is only $96.5\;{\mu}W$ under a 1.8 V supply voltage in 9.5 dB limited gain condition. It was designed in using $0.18\;{\mu}m$ CMOS technology.

  • PDF

Design on ultra low power consumption microhotplates based on 3C-SiC for high temperatures (고온용 저전력소비형 3C-SiC 마이크로 히터의 설계)

  • Jeong, Jae-Min;Chung, Gwiy-Sang
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.06a
    • /
    • pp.385-386
    • /
    • 2008
  • This paper reports the design of the ultra low power consumption microhotplates for high temperatures. The microhotplates consisting of a platinum-based heating element on AlN/poly 3C-SiC layers were designed. The microhotplate is a $600\times600{\mu}m^2$ square shaped membrane made of $1{\mu}m$ thick ploy 3C-SiC suspended by four legs. The microhotplate was compared with $Si_3N_4/SiO_2/Si_3N_4$(NON) structure microhotplate by COMSOL simulation system. Thermal uniformity, power consumption and thermal characterizations of microhotplates based on 3C-SiC thin film are better than microhotplates with NON structure.

  • PDF