• ETRI Journal
• /
• 제42권5호
• /
• pp.790-798
• /
• 2020

Herein, a low-ripple coarse-fine digital low-dropout regulator (D-LDO) without ringing in the transient state is proposed. Conventional D-LDO suffers from a ringing problem when settling the output voltage at a large load transition, which increases the settling time. The proposed D-LDO removes the ringing and reduces the settling time using an auxiliary power stage which adjusts its output current to a load current in the transient state. It also achieves a low output ripple voltage using a comparator with a complete comparison signal. The proposed D-LDO was fabricated using a 65-nm CMOS process with an area of 0.0056 μ㎡. The undershoot and overshoot were 47 mV and 23 mV, respectively, when the load current was changed from 10 mA to 100 mA within an edge time of 20 ns. The settling time decreased from 2.1 ㎲ to 130 ns and the ripple voltage was 3 mV with a quiescent current of 75 ㎂.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2001년도 하계학술대회 논문집 D
• /
• pp.2531-2533
• /
• 2001

This paper describes a low noise and high efficiency analog-digital switching mixed mode battery charger for production facilities of Li-Ion batteries. The requirements for battery chargers for production facilities are very strict. The accuracy of output voltage and output current should be below 0.1% with very low ripple current. Therefore analog type linear regulators are widely used for battery charger in spite of their inefficiency and bulkiness. We combined linear regulator as a voltage source with digital switching converter as a dependent current source. Low current ripple and high accuracy are obtained by linear regulator while high efficiency is achieved by digital switching converter. Experimental results show that proposed method has 0.1% ripple and 90% efficiency at an output current of 1A for a battery voltage of 4V.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2013년도 전력전자학술대회 논문집
• /
• pp.347-349
• /
• 2013

This paper describes analysis and calculation of line frequency ripple current according to output capacitor value and effects of LED connection in the single stage flyback converter with high power factor. The low frequency output ripple current delivered from single stage converter has been analyzed in detail and the method evaluating parasitic resistance included in LED has been provided. In order to verify the equation derived in this paper, the single stage flyback converter has been designed with constant output current regulation with DCM operation. Experiments were conducted with different LED load structures to analyze the effect of LED parasitic resistance on output ripple current. As test results, the calculation can provide guide line to select capacitor values depending on output ripple current and LED characteristics.

• Journal of Power Electronics
• /
• 제16권6호
• /
• pp.2243-2257
• /
• 2016

This paper presents a two stage three-phase proton exchange membrane fuel cell (PEMFC) generation system. When the system is connected to a three-phase load, it is very sensitive to the characteristics and type of the load. Especially unbalanced three-phase loads, which result in a pulsating power that is twice the output frequency at the inverter output, and cause the dc-link to generate low frequency ripples. This penetrates to the fuel cell side through the front-end dc-dc converter, which makes the fuel cell work in an unsafe condition and degrades its lifespan. In this paper, the generation and propagation mechanism of low frequency ripple is analyzed and its impact on fuel cells is presented based on the PEMFC output characteristics model. Then a novel method to evaluate low frequency current ripple control capability is investigated. Moreover, a control scheme with bandpass filter inserted into the current feed-forward path, and ripple duty ratio compensation based on current mode control with notch filter is also proposed to achieve low frequency ripple suppression and dynamic characteristics improvement during load transients. Finally, different control methods are verified and compared by simulation and experimental results.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1998년도 Proceedings ICPE 98 1998 International Conference on Power Electronics
• /
• pp.79-84
• /
• 1998

A novel zero voltage and zero current switching (ZVZCS) full bridge (FB) PWM converter with low output current ripple is presented. A simple auxiliary circuit added in the secondary provides ZVZCS conditions to primary switches, ZVS for leading-leg switches and ZCS for lagging-leg switches, as well as reduces the output current ripple (ideally zero ripple). The auxiliary circuit includes neither lossy components nor additional active switches which are demerits of the previously presented ZVZCS converters. Many advantages including simple circuit topology, high efficiency, low cost and low current ripple make the new converter attractive for high performance high power (＞1kW) applications. The principle of operation, features and design considerations are illustrated and verified on a 2.5kW, 100KHz IGBT based experimental circuit.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1997년도 하계학술대회 논문집 F
• /
• pp.2204-2206
• /
• 1997

A novel zero voltage and zero current switching (ZVZCS) full bridge (FB) PWM converter with a low output current ripple is proposed. The proposed circuit improve the demerits of the previously presented ZVBCS-FB-PWM converters[5-8] such as use of lossy components or additional active switches. A simple auxiliary circuit which includes neither lossy components nor active switches provides ZVZCS conditions to primary switches, ZVS for leading-leg switches and ZCS for lagging-leg switches. In addition, this proposed circuit reduces a output current ripple considerably. Many advantages including simple circuit topology, high efficiency, low cost and low current ripple make the new converter attractive far high power (> 1kW) applications.

• 전기학회논문지
• /
• 제58권9호
• /
• pp.1720-1727
• /
• 2009

This paper presents that generation and propagation mechanism of low frequency current ripples generated by a rectification effect of an inverter in fuel cell generation system is analyzed. The ripple reduction methode using hardware components such as capacitors and inductors is examined to reduce low frequency current ripples. A new fast and robust low frequency current ripple elimination algorithm is then proposed to incorporate a single loop current controller, which directly controls fuel cell current, without any extra hardware. The proposed algorithm can completely eliminate this current ripple as well as an overshoot or undershoot is significantly reduced. And the de link voltage and output current are well regulated by inverter controller. The validity of proposed algorithm is verified both computer simulation using PSIM 6.0 and experiment with a 1kW laboratory prototype.

• Journal of Power Electronics
• /
• 제15권6호
• /
• pp.1429-1437
• /
• 2015

A new parallel hybrid soft switching converter with low circulating current losses during the freewheeling state and a low output current ripple is presented in this paper. Two circuit modules are connected in parallel using the interleaved pulse-width modulation scheme to provide more power to the output load and to reduce the output current ripple. Each circuit module includes a three-level converter and a half-bridge converter sharing the same lagging-leg switches. A resonant capacitor is adopted on the primary side of the three-level converter to reduce the circulating current to zero in the freewheeling state. Thus, the high circulating current loss in conventional three-level converters is alleviated. A half-bridge converter is adopted to extend the ZVS range. Therefore, the lagging-leg switches can be turned on under zero voltage switching from light load to full load conditions. The secondary windings of the two converters are connected in series so that the rectified voltage is positive instead of zero during the freewheeling interval. Hence, the output inductance of the three-level converter can be reduced. The circuit configuration, operation principles and circuit characteristics are presented in detail. Experiments based on a 1920W prototype are provided to verify the effectiveness of the proposed converter.

• KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
• /
• 제2B권3호
• /
• pp.81-89
• /
• 2002

The sensorless AC motor drive is a popular topic of study due to the cost and reliability of speed and position sensors. Most sensorless algorithms are based on the mathematical modeling of motors including electrical variables such as phase current and voltage. Therefore, the accuracy of such variables largely affects the performance of the sensorless AC motor drive. However, the output voltage of the SVPWM-VSI, which is widely used in sensorless AC motor drives, has considerable errors. In particular, the SVPWM-VSI is error-prone in the low speed range because the constant DC link voltage causes poor resolution in a low output voltage command and the output voltage is distorted due to dead time and voltage drop. This paper investigates a novel high-performance strategy for overcoming these problems in a sensorless ac motor drive. In this paper, a variation of the DC link voltage and a direct compensation for dead time and voltage drop are proposed. The variable DC link voltage leads to an improved resolution of the inverter output voltage, especially in the motor's low speed range. The direct compensation for dead time and voltage drop directly calculates the duration of the switching voltage vector without the modification of the reference voltage and needs no additional circuits. In addition, the proposed strategy reduces a current ripple, which deteriorates the accuracy of a monitored current and causes torque ripple and additional loss. Simulation and experimentation have been performed to verify the proposed strategy.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2000년도 전력전자학술대회 논문집
• /
• pp.305-308
• /
• 2000

A technique to suppress the low frequency ripple voltage of the DC output in three phase buck diode rectifiers is presented in this paper. The proposed pulse frequency modulation methods and duty ratio modulation methods are employed to regulate the output voltage of the buck diode rectifiers and guarantee zero-current -switching(ZCS) of the switch over the wide load range The proposed control methods used in this paper provide generally good performance such as low THD of the input line current and unity power factor. IN addition control methods can be effectively used to suppress the low frequency ripple voltage appeared in the dc output voltage. The harmonic injection technique illustrates its validity and effectiveness through the simulations.