• Journal of IKEEE
• /
• v.19 no.4
• /
• pp.465-471
• /
• 2015

An LC-tuned sinusoidal voltage-controlled oscillator (VCO) using temperature-stable linear operational transconductance amplifiers (OTAs) is presented. Its architecture is based on Hartley oscillator configuration, where the inductor is active one realized with two OTAs and a grounded capacitor. Two diode limiters are used for limiting amplitude. A prototype oscillator built with discrete components exhibits less than 3.1% nonlinearity in its current-to-frequency transfer characteristic from 1.99 MHz to 39.14 MHz and $220ppm/^{\circ}C$ frequency stability to the temperature drift over 0 to $75^{\circ}C$. The total harmonic distortion (THD) is as low as 4.4 % for a specified frequency-tuning range. The simulated phase noise of the VCO is about -108.9 dBc/Hz at 1 MHz offset frequency in frequency range of 0.4 - 46.97 MHz and property of phase noise of VCO is better than colpitts-VCO.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.53 no.12
• /
• pp.57-63
• /
• 2016

This paper describes implementation of the RF frequency synthesizer with $0.18{\mu}m$ silicon CMOS technology being used as an application of the IEEE802.15.4g SUN sensor node transceiver modules. Design of the each module like VCO, prescaler, 1/N divider, ${\Delta}-{\Sigma}$ modulator, and common circuits of the PLL has been optimized to obtain high speed and low noise performance. Especially, the VCO has been designed with NP core structure and 13 steps cap-bank to get high speed, low noise, and wide band tuning range. The output frequencies of the implemented synthesizer is 1483MHz~2017MHz, the phase noise of the synthesizer is -98.63dBc/Hz at 100KHz offset and -122.05dBc/Hz at 1MHz offset.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.21 no.1
• /
• pp.69-75
• /
• 2010

In this paper, with using the clapp type VCO(Voltage Controlled Osillator) configuration a wideband frequency synthesizer in UHF band is proposed. In order to design a wideband frequency synthesizer, the variation of phase in the negative resistance circuit as well as the load circuit was analyzed. Based on this result we propose a method to widen the operation range of the VCO. A frequency synthesizer using the proposed wideband VCO was designed and fabricated. It is shown that the synthesizer has the operating frequency range of 740~1,530 MHz by 0~5 V varactor tuning voltage, and it had the output power of 2~-6 dBm. Moreover, the phase noise measured as -77 dBc/Hz at 10 kHz offset, and as -108 dBc/Hz at 100 kHz offset from the oscillation frequency.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2001.11a
• /
• pp.222-226
• /
• 2001

In this paper, 2.4GHz RF Module using Even Harmonic Mixer(EHM) was designed and fabricated for Direct conversion(DC) system. By minimizing performance degradation of DC system with DC offset and LO radiation, the capability of minimization and one chip solution in wireless system was proposed. The designed EHM using anti-parallel diode pair represented 9dB conversion loss and about -60dBm 2LO leakage radiation in RF port, and output reflection and reverse transmission characteristic of low noise amplifier was improved. So superior DC offset suppression characteristic is expected. RF Module which consists of EHM, LNA, RF amplifier, Frequency synthesizer and Duplexer was designed and fabricated.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.43 no.5
• /
• pp.711-720
• /
• 1994

A distance relaying algorithm for detecting faults at power transmission line is presented in this paper. The algorithm is based on differential equation from relaton between voltage and current, which is composed of lumped resistance and inductance. During the fault transient state,the voltage and current signals are severely distorted due to the exponentially decaying DC offset and high frequency components, In spite of using small data, the presented integral method to evaluate R and L from voltage and current has high performance against these harmonics including DC offset. Therefore, the presented algorithm can be implemented with only a low order anti-aliasing analog filter and dosen't need any digital filter to remove specific components.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.12 no.3
• /
• pp.278-285
• /
• 2012

A digital readout IC for capacitive sensors is presented. Digital capacitance readout circuits suffer from static capacitance of sensors, especially single-ended sensors, and require large passive elements to cancel such DC offset signal. For this reason, to maximize a dynamic range with a small die area, the proposed circuit features digital filters having a coarse and fine compensation steps. Moreover, by employing switched-capacitor circuit for the front-end, correlated double sampling (CDS) technique can be adopted to minimize low-frequency device noise. The proposed circuit targeted 8-kHz signal bandwidth and oversampling ratio (OSR) of 64, thus a $3^{rd}$-order ${\Delta}{\Sigma}$ modulator operating at 1 MH was used for pulse-density-modulated (PDM) output. The proposed IC was designed in a 0.18-${\mu}m$ CMOS mixed-mode process, and occupied $0.86{\times}1.33mm^2$. The measurement results shows suppressed DC power under about -30 dBFS with minimized device flicker noise.

• Journal of IKEEE
• /
• v.3 no.2 s.5
• /
• pp.305-313
• /
• 1999

To demodulate the received OFDM signal, symbol timing detection which finds symbol start in the received sample stream is required in the system initialization. In this paper, we analyze the effect of symbol timing offset and propose a new symbol timing detection algorithm, which is using the guard interval. The proposed algorithm requires low computational process and small memory size, and dose not be affected by frequency offset and phase offset. In addition, We apply this algorithm to European digital TV broadcasting model based on OFDM to evaluate the performance in AWGN and multipath fading channel by the computer simulation.

• Journal of electromagnetic engineering and science
• /
• v.9 no.1
• /
• pp.25-31
• /
• 2009

This paper describes CMOS VCO circuit design procedures and techniques for multi-band/multi-standard RF transceivers. The proposed techniques enable a 4 GHz CMOS VCO to satisfy all requirements for Quad-band GSMIEDGE and WCDMA standards by achieving a good trade-off among important specifications, phase noise, power consumption, modulation performance, and chip area efficiency. To meet the very stringent GSM T/Rx phase noise and wide frequency range specifications, the VCO utilizes bond-wire inductors with high-quality factor, an 8-bit coarse tune capbank for low VCO gain(30$\sim$50 MHz/V) and an on-chip $2^{nd}$ harmonic noise filter. The proposed VCO is implemented in $0.13{\mu}m$ CMOS technology. The measured tuning range is about 34 %(3.17 to 4.49 GHz). The VCO exhibits a phase noise of -123 dBc/Hz at 400 kHz offset and -145 dBc/Hz at 3 MHz offset from a 900 MHz carrier after LO chain. The calculated figure of merit(FOM) is -183.5 dBc/Hz at 3 MHz offset. This fully integrated VCO occupies $0.45{\times}0.9\;mm^2$.

• ETRI Journal
• /
• v.36 no.2
• /
• pp.206-213
• /
• 2014

This paper presents a novel 90 GHz band 16-quadrature amplitude modulation (16-QAM) orthogonal frequency-division multiplexing (OFDM) communication system. The system can deliver 6 Gbps through six channels with a bandwidth of 3 GHz. Each channel occupies 500 MHz and delivers 1 Gbps using 16-QAM OFDM. To implement the system, a low-noise amplifier and an RF up/down conversion fourth-harmonically pumped mixer are implemented using a $0.1-{\mu}m$ gallium arsenide pseudomorphic high-electron-mobility transistor process. A polarization-division duplex architecture is used for full-duplex communication. In a digital modem, OFDM with 256-point fast Fourier transform and (255, 239) Reed-Solomon forward error correction codecs are used. The modem can compensate for a carrier-frequency offset of up to 50 ppm and a symbol rate offset of up to 1 ppm. Experiment results show that the system can achieve a bit error rate of $10^{-5}$ at a signal-to-noise ratio of about 19.8 dB.

• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.11 no.5
• /
• pp.89-96
• /
• 2012

In this paper, a low phase noise oscillator is designed using an interdigital hairpin resonator for UTIS (Urban Traffic Information Systems). The interdigital hairpin resonator has several characteristics compared with a conventional hairpin resonator, which are 70% size reduction and improvement of harmonic characteristics. In addition, Q (Quality factor) of the interdigital hairpin resonator is about 132, which is suitable for the design of a low phase noise oscillator. The oscillator suggested in this paper shows the output power of 12 dBm and the phase noise characteristic of -100.8 dBc/Hz at 100 kHz offset frequency from the center frequency of 5.75 GHz. The phase noise is improved by about 12 dB compared with a conventional oscillator using an interdigital hairpin resonator.