• Title/Summary/Keyword: Line Regulation

Search Result 752, Processing Time 0.03 seconds

Development of Control Algorithm of D-STATCON(Distribution STATic-CONden: Compensations of Voltage Flicker and Harmonics (전압 플리커 및 고조파 보상을 위한 배전용 STATCON의 제어알고리즘 개발)

  • Jeon, Y.S.;Oh, K.I.;Lee, K.S.;Choo, J.B.
    • Proceedings of the KIEE Conference
    • /
    • 1999.07c
    • /
    • pp.1282-1286
    • /
    • 1999
  • This paper presents the DQ transfomation and space vector modulation method to develop a control algorithm of distribution STATCON(STATic CONdenser) for line voltage regulation, dc link voltage regulation and harmonics compensation. The Performance analysis of a PI with ramp comparision and synchronous reference frame current controller is carried out. Based on these analysis, the control performances are desirable to compensate the harmonics and to regulate de link and line voltage of Distribution line.

  • PDF

Development of Cutting Simulation System for Prediction and Regulation of Cutting Force in CNC Machining (CNC 가공에서 절삭력 예측과 조절을 위한 절삭 시뮬레이션 시스템 개발)

  • 고정훈;이한울;조동우
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2002.10a
    • /
    • pp.3-6
    • /
    • 2002
  • This paper presents the cutting simulation system for prediction and regulation of cutting force in CNC machining. The cutting simulation system includes geometric model, cutting force model, and off-line fred rate scheduling model. ME Z-map(Moving Edge node Z-map) is constructed for cutting configuration calculation. The cutting force models using cutting-condition-independent coefficients are developed for flat-end milling and ball-end milling. The off-line feed rate scheduling model is derived from the developed cutting force model. The scheduled feed rates are automatically added to a given set of NC code, which regulates the maximum resultant cutting force to the reference force preset by an operator. The cutting simulation system can be used as an effective tool for improvement of productivity in CNC machining.

  • PDF

Design of the low noise CMOS LDO regulator for a low power capacitivesensor interface (저전력 용량성 센서 인터페이스를 위한 저잡음 CMOS LDO 레귤레이터 설계)

  • Kwon, Bo-Min;Jung, Jin-Woo;Kim, Ji-Man;Park, Yong-Su;Song, Han-Jung
    • Journal of Sensor Science and Technology
    • /
    • v.19 no.1
    • /
    • pp.25-30
    • /
    • 2010
  • This paper presents a low noise CMOS regulator for a low power capacitive sensor interface in a $0.5{\mu}m$ CMOS standard technology. Proposed LDO regulator circuit consist of a voltage reference block, an error amplifier and a new buffer between error amplifier and pass transistor for a good output stability. Conventional source follower buffer structure is simple, but has a narrow output swing and a low S/N ratio. In this paper, we use a 2-stage wide band OTA instead of source follower structure for a buffer. From SPICE simulation results, we got 0.8 % line regulation and 0.18 % load regulation.

A High Current Efficiency CMOS LDO Regulator with Low Power Consumption and Small Output Voltage Variation

  • Rikan, Behnam Samadpoor;Abbasizadeh, Hamed;Kang, Ji-Hun;Lee, Kang-Yoon
    • Journal of IKEEE
    • /
    • v.18 no.1
    • /
    • pp.37-44
    • /
    • 2014
  • In this paper we present an LDO based on an error amplifier. The designed error amplifier has a gain of 89.93dB at low frequencies. This amplifier's Bandwidth is 50.8MHz and its phase margin is $59.2^{\circ}C$. Also we proposed a BGR. This BGR has a low output variation with temperature and its PSRR at 1 KHz is -71.5dB. For a temperature variation from $-40^{\circ}C$ to $125^{\circ}C$ we have just 9.4mV variation in 3.3V LDO output. Also it is stable for a wide range of output load currents [0-200mA] and a $1{\mu}F$ output capacitor and its line regulation and especially load regulation is very small comparing other papers. The PSRR of proposed LDO is -61.16dB at 1 KHz. Also we designed it for several output voltages by using a ladder of resistors, transmission gates and a decoder. Low power consumption is the other superiority of this LDO which is just 1.55mW in full load. The circuit was designed in $0.35{\mu}m$ CMOS process.

LDO Regulator with Improved Load Regulation Characteristics and Current Detection Structure (Current Detection 구조 및 향상된 Load Regulation 특성을 가진 LDO 레귤레이터)

  • Kwon, Sang-Wook;Kong, June Ho;Koo, Yong Seo
    • Journal of IKEEE
    • /
    • v.25 no.3
    • /
    • pp.506-510
    • /
    • 2021
  • In this paper, we propose an LDO that improves the load regulation change due to the current detection structure. The proposed LDO regulator adds the proposed current detection circuit to the output stage. Thereby to improve the load regulation of the delta value coming in on the output has a voltage value of an improved load Regulation characteristics than conventional LDO regulator. Using the proposed current detection structure, it was possible to improve the output change according to the change of the load current by about 60%. The proposed circuit has been simulated and verified characteristics by using a Spectre, Virtuoso simulation of Cadence.

A Study on the Establishment and Application of Landscape Height Based on View and Topographical Features - Focusing on the Maximum Height Regulation District around Bukhan Mountain National Park - (조망 및 지형특성에 따른 경관고도 도출과 적용 방안 - 북한산 국립공원 인근의 최고고도지구를 중심으로 -)

  • Chang, In-Young;Shin, Ji-Hoon;Cho, Woo-Hyun;Shin, Young-Sun;Kim, Eon-Gyung;Kwon, Yoon-Ku;Im, Seung-Bin
    • Journal of the Korean Institute of Landscape Architecture
    • /
    • v.39 no.1
    • /
    • pp.35-45
    • /
    • 2011
  • The landscape of Seoul was dynamically changed and developed with the rapid post-war economic growth. Seoul city designated a height regulation district to preserve and manage the city landscape and protect it from haphazard construction. The designation of a maximum height regulation district has obvious purpose and simple regulations which makes the implementation and management easy to apply yet the altitude restriction lacks an objective basis for its enforcement. Many studies have been done and the current uniform height regulation requires more objective and logical guidelines. This study selected the Bukhan Mountain area, a National Park designated to protect the environment, to present a new landscape height guideline to minimize environmental degradation and to harmonize the artificial and natural landscapes of the area. Document research was done to identify the regulation types(absolute height regulation, view line regulation, oblique line restriction regulation) and principles for height regulation district establishment, acknowledge the current status and issues of the Bukhan Mountain area's maximum height regulation district. Gangbuk-Gu was chosen as the site and survey was conducted on outstanding view points and view corridors of residents. From document research, an appropriate landscape height guideline was selected and applied to Gangbuk-Gu. According to the guideline, suitable heights for buildings were suggested. These were then applied to three-dimensional simulations and a final guideline was suggested.

The Effect Analysis of Series and Shunt Compensation Schemes for EHV Long Transmission Lines (직병렬보상방법에 의한 초고압장거리송전선로의 보상효과분석)

  • Chung, J.K.;Kang, Y.M.
    • Proceedings of the KIEE Conference
    • /
    • 1997.11a
    • /
    • pp.224-227
    • /
    • 1997
  • This study discuss two subjects : maximization of transmission capability and regulation of voltages along line within the permissible bounds. Series and parallel line compensation methods have been applied for those purposes using capacitors and reactors. In this paper, the effect of series and shunt line compensation for symmetrical line is analyzed. The results obtained in this paper can be applied 765kV class EHV transmission system.

  • PDF

Verification of the Reasonableness for the speed-limit regulation on the Turnout (분기기 통과속도 제한규정에 대한 타당성 검토)

  • Chung W. J,;Na S. H.;Ham V. S.;Moon K. H.
    • Proceedings of the KSR Conference
    • /
    • 2004.06a
    • /
    • pp.1047-1056
    • /
    • 2004
  • The turnout system is typical railway facility to be in the way of conventional railway line's speed-up. The KNR(Korean National Railroad) :has a speed limit regulation(130km/h) for the passing the turnout to guarantee a safety. This research had been performed to confirm the propriety of this regulation by using experimental and analytical way before it was carried out. The reasonableness of the speed-limit regulation was judged base on the several experiments. It was proved that the regulation was not useless as it had been regarded and very important guide at least up to now.

  • PDF

Verification of the Validity for the Speed-limit Regulation on the Turnout System (분기기 통과속도 제한규정에 대한 타당성 검토연구)

  • Chung Woo-Jin;Koo Dong-Whe;Yang Shin-Choo
    • Journal of the Korean Society for Railway
    • /
    • v.8 no.1
    • /
    • pp.93-100
    • /
    • 2005
  • The turnout system is typical railway facility to be in the way of conventional railway line's speed-up. The KNR(Korean National Railroad) has a speed limit regulation (130km/h) for the passing the turnout to guarantee a safety. This research had been performed to confirm the propriety of this regulation by using experimental and analytical way before it was carried out. The reasonableness of the speed-limit regulation was judged base on the several experiments. It was proved that the regulation was not useless as it had been regarded and very important guide at least up to now.

A Single-Stage Power Factor Correction Converter far $90-265V_{rms}$ Line Applications ($90-265V_{rms}$ 입력범위를 갖는 단일전력단 역률개선 컨버터)

  • 이준영;박희정;구관본;윤명중
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.5 no.5
    • /
    • pp.508-514
    • /
    • 2000
  • A single-stage power factor correction AC/DC converter with a simple link voltage suppressing circuit (LVSC) for the universal line application is proposed. Using this simple circuit, a low link voltage can be realized without deadbands at line zero-crossings. The proposed converter is analyzed and a prototype converter with 5V, 12A output is implemented to verify the performance. The experimental results show that the link voltage stress and efficiency are about 447V and 81%, respectively.

  • PDF