Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

LDO Regulator with Improved Load Regulation Characteristics and Current Detection Structure

Current Detection 구조 및 향상된 Load Regulation 특성을 가진 LDO 레귤레이터

  • Kwon, Sang-Wook (Department of Electronics and Electrical Engineering, Dankook) ;
  • Kong, June Ho (Department of Electronics and Electrical Engineering, Dankook) ;
  • Koo, Yong Seo (Department of Electronics and Electrical Engineering, Dankook)
  • Received : 2021.09.06
  • Accepted : 2021.09.29
  • Published : 2021.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose an LDO that improves the load regulation change due to the current detection structure. The proposed LDO regulator adds the proposed current detection circuit to the output stage. Thereby to improve the load regulation of the delta value coming in on the output has a voltage value of an improved load Regulation characteristics than conventional LDO regulator. Using the proposed current detection structure, it was possible to improve the output change according to the change of the load current by about 60%. The proposed circuit has been simulated and verified characteristics by using a Spectre, Virtuoso simulation of Cadence.

본 논문에서는 current detection 구조로 인하여 load regulation의 변화를 향상시킨 LDO를 제안하였다. 제안된 LDO 레귤레이터는 출력단에 제안된 current detection 회로를 추가하였다. 그로인하여 출력에 부하전류에 따른 전압 값의 regulation을 향상시켜 기존 LDO 레귤레이터보다 load Regulation의 변화량을 향상시켰다. 제안한 current detection 구조를 사용하여 부하전류의 변화에 따른 출력 변화를 약 60 % 가량 향상시킬 수 있었다. Cadence의 Virtuoso, Spectre 시뮬레이션을 사용하여 특성을 시뮬레이션 및 검증하였다.

Keywords

Acknowledgement

This research was supported by National R&D Program through the National Research Foundation of Korea(NRF) funded by Ministry of Science and ICT(2021M3H2A1038042) This research was supported by the MSIT(Ministry of Science and ICT), Korea, under the ITRC(Information Technology Research Center) support program(IITP-2020-2018-0-01421) supervised by the IITP(Institute for Information & Communications Technology Planning & Evaluation)

References

  1. Behzad Razavi, "Design of Analog CMOS Integrated Circuits," McGraw-Hill Hanbit media, pp.93-106, 2011.
  2. Sao-Hung Lu, "A Fast-Recovery Low Dropout Linear Regulator for Any-Type Output Capacitors," Asian Soild-state circuits conference, pp.497-500, 2005. DOI: 10.1109/ASSCC.2005.251786
  3. Behzad Razavi, "Design of Analog CMOS Integrated Circuits," McGraw-Hill Hanbit media, pp.183-206, 2011.
  4. Behzad Razavi, "Design of Analog CMOS Integrated Circuits," McGraw-Hill Hanbit media, pp.395-426, 2011.
  5. Yong-Seo Koo; Kang-Yoon-Lee; Jae-Hwan Ha; Yil-Suk Yang. "A Design of Power Management IC for CCD Image Sensor," IKEEE, vol.13, no.4, pp.63-68, 2009.
  6. Yong-Seo Koo. "A design of low-area low drop-out regulator using body bias technique," IEICE Electronics Expresss, vol.10, no.19, pp.1-12, 2013. DOI: 10/19/10_10.20130300e