• Title/Summary/Keyword: Length of a channel

Search Result 1,217, Processing Time 0.031 seconds

High Voltage β-Ga2O3 Power Metal-Oxide-Semiconductor Field-Effect Transistors (고전압 β-산화갈륨(β-Ga2O3) 전력 MOSFETs)

  • Mun, Jae-Kyoung;Cho, Kyujun;Chang, Woojin;Lee, Hyungseok;Bae, Sungbum;Kim, Jeongjin;Sung, Hokun
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.32 no.3
    • /
    • pp.201-206
    • /
    • 2019
  • This report constitutes the first demonstration in Korea of single-crystal lateral gallium oxide ($Ga_2O_3$) as a metal-oxide-semiconductor field-effect-transistor (MOSFET), with a breakdown voltage in excess of 480 V. A Si-doped channel layer was grown on a Fe-doped semi-insulating ${\beta}-Ga_2O_3$ (010) substrate by molecular beam epitaxy. The single-crystal substrate was grown by the edge-defined film-fed growth method and wafered to a size of $10{\times}15mm^2$. Although we fabricated several types of power devices using the same process, we only report the characterization of a finger-type MOSFET with a gate length ($L_g$) of $2{\mu}m$ and a gate-drain spacing ($L_{gd}$) of $5{\mu}m$. The MOSFET showed a favorable drain current modulation according to the gate voltage swing. A complete drain current pinch-off feature was also obtained for $V_{gs}<-6V$, and the three-terminal off-state breakdown voltage was over 482 V in a $L_{gd}=5{\mu}m$ device measured in Fluorinert ambient at $V_{gs}=-10V$. A low drain leakage current of 4.7 nA at the off-state led to a high on/off drain current ratio of approximately $5.3{\times}10^5$. These device characteristics indicate the promising potential of $Ga_2O_3$-based electrical devices for next-generation high-power device applications, such as electrical autonomous vehicles, railroads, photovoltaics, renewable energy, and industry.

Application of 3D point cloud modeling for performance analysis of reinforced levee with biopolymer (3차원 포인트 클라우드 모델링 기법을 활용한 바이오폴리머 기반 제방 보강공법의 성능 평가)

  • Ko, Dongwoo;Kang, Joongu;Kang, Woochul
    • Journal of Korea Water Resources Association
    • /
    • v.54 no.3
    • /
    • pp.181-190
    • /
    • 2021
  • In this study, a large-scale levee breach experiment from lateral overflow was conducted to verify the effect of the new reinforcement method applied to the levee's surface. The new method could prevent levee failure and minimize damage caused by overflow in rivers. The levee was designed at the height of 2.5 m, a length of 12 m, and a slope of 1:2. A new material mixed with biopolymer powder, water, weathered granite, and loess in an appropriate ratio was sprayed on the levee body's surface at a thickness of about 5 cm, and vegetation recruitment was also monitored. At the Andong River Experiment Center, a flow (4 ㎥/s) was introduced from the upstream of the A3 channel to induce the lateral overflow. The change of lateral overflow was measured using an acoustic doppler current profiler in the upstream and downstream. Additionally, cameras and drones were used to analyze the process of the levee breach. Also, a new method using 3D point cloud for calculating the surface loss rate of the levee over time was suggested to evaluate the performance of the levee reinforcement method. It was compared to existing method based on image analysis and the result was reasonable. The proposed 3D point cloud methodology could be a solution for evaluating the performance of levee reinforcement methods.

A Calibration-Free 14b 70MS/s 0.13um CMOS Pipeline A/D Converter with High-Matching 3-D Symmetric Capacitors (높은 정확도의 3차원 대칭 커패시터를 가진 보정기법을 사용하지 않는 14비트 70MS/s 0.13um CMOS 파이프라인 A/D 변환기)

  • Moon, Kyoung-Jun;Lee, Kyung-Hoon;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.12 s.354
    • /
    • pp.55-64
    • /
    • 2006
  • This work proposes a calibration-free 14b 70MS/s 0.13um CMOS ADC for high-performance integrated systems such as WLAN and high-definition video systems simultaneously requiring high resolution, low power, and small size at high speed. The proposed ADC employs signal insensitive 3-D fully symmetric layout techniques in two MDACs for high matching accuracy without any calibration. A three-stage pipeline architecture minimizes power consumption and chip area at the target resolution and sampling rate. The input SHA with a controlled trans-conductance ratio of two amplifier stages simultaneously achieves high gain and high phase margin with gate-bootstrapped sampling switches for 14b input accuracy at the Nyquist frequency. A back-end sub-ranging flash ADC with open-loop offset cancellation and interpolation achieves 6b accuracy at 70MS/s. Low-noise current and voltage references are employed on chip with optional off-chip reference voltages. The prototype ADC implemented in a 0.13um CMOS is based on a 0.35um minimum channel length for 2.5V applications. The measured DNL and INL are within 0.65LSB and l.80LSB, respectively. The prototype ADC shows maximum SNDR and SFDR of 66dB and 81dB and a power consumption of 235mW at 70MS/s. The active die area is $3.3mm^2$.

A Compact Two-Wire Helical Antenna with an Open Stub for a T-DMB Antenna of Mobile Devices (단말기 T-DMB용 안테나로 사용될 수 있는 Open Stub를 가지는 소형 Two-Wire Helical 안테나)

  • Lee, Dong-Hyun;Park, Se-Hyun;Kim, Young-Eil;Park, Wee-Sang
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.18 no.2 s.117
    • /
    • pp.151-157
    • /
    • 2007
  • We have presented a compact two-wire helical antenna adopted an open stub in opposite to a feeding point, which is for a T-DMB antenna of mobile devices. By adjusting the length of the open stub or pasting a dielectric material on the open stub, the input impedance around 200 MHz, bands of the T-DMB, can be easily control, even though the total height of the antenna is less than 8 cm(0.053 $\lambda$ at 200 MHz). The operating mechanism of the antenna is explained by using equivalent circuits of two modes, an unbalanced mode and a balanced mode. Based on the analysis of the equivalent circuits, the effects of using the open stub are validated. Several proposed antennas have been fabricated and measured. One of the fabricated antennas has -10 dB impedance bandwidth of $196{\sim}204$ MHz(8 MHz) whose value covers one channel of the T-DMB(6 MHz). The measured $S_{21}$ of the antenna is -38.6 dB which is about 17 dB higher than that of a monopole antenna whose height is same with the proposed antenna.

Study on the Effect of Product Line Pricing on Loading Efficiency and Logistics Cost (상품라인별 가격결정이 적재효율 및 물류비에 미치는 영향에 관한 연구)

  • Jung, Sung-Tae;Yoon, Nam-Soo;Han, Kyu-Chul
    • Journal of Distribution Science
    • /
    • v.12 no.8
    • /
    • pp.55-69
    • /
    • 2014
  • Purpose - Despite the importance of price, many companies do not implement pricing policies smoothly, because typical price management strategies insufficiently consider logistics efficiency and an increase in logistics costs due to logistics waste. This study attempts to examine the effect of product line pricing, which corresponds to product mix pricing, on logistics efficiency in the case of manufacturer A, and analyzes how logistics performance changes in response to these variables. Research design, data, and methodology - This study, based on the case of manufacturer A, involved research through understanding the current status, analyses, and then proposing improvement measures. Among all the products of manufacturer A, product group B was selected as the research object, and its distribution channel and line pricing were examined. As a result of simulation, for products with low loading efficiency, improvement measures such as changing the number of bags in the box were suggested, and a quantitative analysis was conducted on how these measures influence logistics costs. The TOPS program was used for the Pallet loading efficiency simulation tool in this study. To prevent products from protruding out of the pallet, the maximum measurement was set as 0.0mm, and loading efficiency was based on the pallet area, and not volume. In other words, its size (length x width) was focused upon, following the purpose of this study and, then, the results were obtained. Results - As a result of the loading efficiency simulation, when the number of bags in the box was changed for 36 products with low average loading efficiency of 73.7%, as shown in

    , loading efficiency improved to 89.9%. Further, from calculating logistics cost based on the cost calculation standard of manufacturer A, the amount of annual logistics cost reduction amounted to 101,458,084 KRW. Given that the sum of the logistics cost of the product group B of manufacturing enterprises A is 400,340,850 KRW, it can be reduced by 25%, to 298,882,766 KRW. Although many methods improve loading efficiency, this study proved that logistics cost could be reduced by changing the number of bags within boxes. If this measure is applied to other items, visible logistics cost reduction effects will be realized through improvements in loading efficiency. Conclusions - Future pricing policies should consider their correlation with quality, loading efficiency, product specifications, and logistics standardization to prevent logistics waste, enabling management to improve earnings for companies. Thus, when companies decide pricing policies for new products, the aspects of merchandising and marketing should take priority; however, the aspect of logistics also needs to be considered as significant. Measures revealed by the study results are not only the responsibilities of manufacturing enterprises. Pricing policy agreements between manufacturing enterprises and distribution companies, and logistics factors related to price determination should be considered; further, governments should also support them for their collaborations. This will enable consumers to purchase quality products with low prices.

  • A 13b 100MS/s 0.70㎟ 45nm CMOS ADC for IF-Domain Signal Processing Systems (IF 대역 신호처리 시스템 응용을 위한 13비트 100MS/s 0.70㎟ 45nm CMOS ADC)

    • Park, Jun-Sang;An, Tai-Ji;Ahn, Gil-Cho;Lee, Mun-Kyo;Go, Min-Ho;Lee, Seung-Hoon
      • Journal of the Institute of Electronics and Information Engineers
      • /
      • v.53 no.3
      • /
      • pp.46-55
      • /
      • 2016
    • This work proposes a 13b 100MS/s 45nm CMOS ADC with a high dynamic performance for IF-domain high-speed signal processing systems based on a four-step pipeline architecture to optimize operating specifications. The SHA employs a wideband high-speed sampling network properly to process high-frequency input signals exceeding a sampling frequency. The SHA and MDACs adopt a two-stage amplifier with a gain-boosting technique to obtain the required high DC gain and the wide signal-swing range, while the amplifier and bias circuits use the same unit-size devices repeatedly to minimize device mismatch. Furthermore, a separate analog power supply voltage for on-chip current and voltage references minimizes performance degradation caused by the undesired noise and interference from adjacent functional blocks during high-speed operation. The proposed ADC occupies an active die area of $0.70mm^2$, based on various process-insensitive layout techniques to minimize the physical process imperfection effects. The prototype ADC in a 45nm CMOS demonstrates a measured DNL and INL within 0.77LSB and 1.57LSB, with a maximum SNDR and SFDR of 64.2dB and 78.4dB at 100MS/s, respectively. The ADC is implemented with long-channel devices rather than minimum channel-length devices available in this CMOS technology to process a wide input range of $2.0V_{PP}$ for the required system and to obtain a high dynamic performance at IF-domain input signal bands. The ADC consumes 425.0mW with a single analog voltage of 2.5V and two digital voltages of 2.5V and 1.1V.

    Evaluation of Debonding Defects in Railway Concrete Slabs Using Shear Wave Tomography (전단파 토모그래피를 활용한 철도 콘크리트 궤도 슬래브 층분리 결함 평가)

    • Lee, Jin-Wook;Kee, Seong-Hoon;Lee, Kang Seok
      • Journal of the Korea institute for structural maintenance and inspection
      • /
      • v.26 no.3
      • /
      • pp.11-20
      • /
      • 2022
    • The main purpose of this study is to investigate the applicability of the shear wave tomography technology as a non-destructive testing method to evaluate the debonding between the track concrete layer (TCL) and the hydraulically stabilized based course (HSB) of concrete slab tracks for the Korea high-speed railway system. A commercially available multi-channel shear wave measurement device (MIRA) is used to evaluate debonding defects in full-scaled mock-up test specimen that was designed and constructed according to the Rheda 200 system. A part of the mock-up specimen includes two artificial debonding defects with a length and a width of 400mm and thicknesses of 5mm and 10mm, respectively. The tomography images obtained by a MIRA on the surface of the concrete specimens are effective for visualizing the debonding defects in concrete. In this study, a simple image processing method is proposed to suppress the noisy signals reflected from the embedded items (reinforcing steel, precast sleeper, insert, etc.) in TCL, which significantly improves the readability of debonding defects in shear wave tomography images. Results show that debonding maps constructed in this study are effective for visualizing the spatial distribution and the depths of the debondiing defects in the railway concrete slab specimen.

    A Study on the Present Status and Improving Measure of Sea Charts (해도의 사용실태 조사와 개선방안에 관한 연구)

    • 나송진;정재용;박진수
      • Journal of the Korean Institute of Navigation
      • /
      • v.24 no.1
      • /
      • pp.1-12
      • /
      • 2000
    • The ships over the certain navigation area or her length are required to carry charts under the relevant laws. Charts are indispensible to the ships and fishing vessel, because their crew should know the water depth and location of obstacle in order to avoid danger in the navigation and fishing area. But it was found that many ships do not carry proper charts onboard according to the research marine accidents files of marine accident inquiry agency, and questionnaire survey. Consequently, many ships run aground on the coast and port. This study examined the present status of the coastal ship and the fishing vessels, and explained some problems in the aspect of the covering area, the place, the number of the selling agent and adjoining chart, as well as the geographical and traffic density, the crew on board the ship's characteristics, and so on. In this study we propose the way to solve the problem. firstly, the category of the fishing vessel which should carry the chart on bard under the related laws are required to be lowered to 10 gross tons. Besides a ship inspector should examine if the charts covering the area where to navigate even when the temporary inspection is done are carried on board property. Secondly, the inspection body or the controlling office of ship's entry and departure should check throughly whether the ships concerned carry the chart on board. Thirdly the fishing vessels should used the fishing charts, and the body concerned should train the offices about how to use chart, especiany the difference between Tokyo datum and WGS-84 datum. Fourthly the customized chart such as an atlas like a map, a calenda-type chart, a small chart, as a coated chart needs to be publish for the safety of small ship and fishing vessel. Fifthly, it is advisable to draw a recommended course in the route where the coastal navigate mainly and in the narrow channel, The adjoining area should be improved, as well as the qualify of the chart paper. Sixthly, publication of additional new chart in the southern part of East Sea, the eastern part of South Sea, the western part of South Sea and middle part of Yellow Sea near Incheon port should be thought over. Seventhly, the number of chart selling agent should be increased for the sake of purchaser in proportion to the number of port, and small correction of charts in selling agent must be carried out completely.

    • PDF

    Field Tests and Analysis of Groundwater System for Stabilization of Slope in Large Open-Pit Coal Mine (대규모 노천 석탄광산의 사면 안정화를 위한 지하수 유동 체계 분석)

    • Ryu, D.W.;Kim, H.M.;Oh, J.H.;Sunwoo, C.;Jung, Y.B.
      • Tunnel and Underground Space
      • /
      • v.19 no.3
      • /
      • pp.248-260
      • /
      • 2009
    • With regard to oversea mineral resources development, recent trend has been changed from a simple capital investment to a direct development of the resources. In relation to the stability of a slope in large open-pit coal mine, groundwater system was investigated and the validity of horizontal drainage hole was evaluated in Pasir coal mine, Indonesia. In this work, various field tests were carried out for a characterization of groundwater system, which included in-situ permeability measurement, tracer test and monitoring of groundwater levels. Especially, the influence of SM river on the characteristics of the groundwater flow system was mainly inspected. For the permeability measurement, Guelph permeameter was employed, and was found that sandstone was more permeable than mudstone and coal seam. From a comparison of lithological structure and the results of groundwater level monitoring, sandstone and thin coal seam with fractures were found to be a main channel for groundwater flow. In the results of tracer tests, the effect of SM river on the groundwater system depends on the geological structure of its base. To identify the effect of horizontal drainage holes, 2-D groundwater modeling was performed. Four different cases were tested, which are different from the length of drainage hole and the existence of pond on top of the slope. To enhance the drainage effect and slope stability, the drainage hole should be drilled to the depth of coal seam layer, which provides a main pathway of groundwater flow and embedded by sandstone. For this purpose, correct identification of surrounding geology should be preceded.

    Frequency Recognition in SSVEP-based BCI systems With a Combination of CCA and PSDA (CCA와 PSDA를 결합한 SSVEP 기반 BCI 시스템의 주파수 인식 기법)

    • Lee, Ju-Yeong;Lee, Yu-Ri;Kim, Hyoung-Nam
      • Journal of the Institute of Electronics and Information Engineers
      • /
      • v.52 no.10
      • /
      • pp.139-147
      • /
      • 2015
    • Steady state visual evoked potential (SSVEP) has been actively studied because of its short training time, relatively higher signal-to-noise ratio, and higher information transfer rate. There are two popular analysis methods for SSVEP signals: power spectral density analysis (PSDA) and canonical correlation analysis (CCA). However, the PSDA is known to be vulnerable to noise due to the use of a single channel. Although conventional CCA is more accurate than PSDA, it may not be appropriate for the real-time SSVEP-based BCI system when it has short time window length because it uses sinusoidal signals as references. Therefore, the two methods are not efficient for the real-time BCI system that requires a short TW and a high recognition accuracy. To overcome this limitation of the conventional methods, this paper proposes a frequency recognition method with a combination of CCA and PSDA using the difference between powers of canonical variables obtained from the results of CCA. Experimental results show that the performance of the combination of CCA and PSDA is better than that of CCA for the case of a short TW.