• Title/Summary/Keyword: Karnaugh Map

Search Result 15, Processing Time 0.022 seconds

A Study on the Efficient GRM Constant Generation (효율적인 GRM 상수 생성에 관한 연구)

  • Park, Chun-Myoung
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2014.10a
    • /
    • pp.652-653
    • /
    • 2014
  • This paper present a method of GRM constant generation using cell [fi] which is generated over karnaugh map. The proposed method is as following. First od all, we select the arbitrary cell over karnaugh map. Next we arithmetic operate the selected cell with single variable transformation matrix, and mapping into karnaugh map its result. Although we discuss the new GRM generation method applied to polarity circulation.

  • PDF

Design and Analysis of Educational Java Applets for Learning Simplification Procedure Using Karnaugh Map (Karnaugh Map 간략화 과정의 학습을 위한 교육용 자바 애플릿의 설계와 해석)

  • Kim, Dong-Sik;Jeong, Hye-Kyung
    • Journal of Internet Computing and Services
    • /
    • v.16 no.3
    • /
    • pp.33-41
    • /
    • 2015
  • In this paper, the simplification procedure of Karnaugh Map, which is essential to design digital logic circuits, was implemented as web-based educational Java applets. The learners will be able to experience interesting learning process by executing the proposed Java applets. In addition, since the proposed Java applets were designed to contain educational technologies by step-by-step procedure, the maximization of learning efficiency can be obtained. The learners can make virtual experiments on the simplification of digital logic circuits by clicking on some buttons or filling out some text fields. Furthermore, the Boolean expression and its schematic diagram occurred in the simplification process will be displayed on the separate frame so that the learners can learn effectively. The schematic diagram enables them to check out if the logic circuit is correctly connected or not. Finally, since the simplification algorithm used in the proposed Java applet is based on the modified Quine-McCluskey minimization technique, the proposed Java applets will show more encouraging result in view of learning efficiency if it is used as assistants of the on-campus offline class.

Content Development by Combining Intelligent Tutoring and Game-based Learning (지능형 튜토링과 게임 기반 학습을 결합한 콘텐츠 개발)

  • Hong, Myoung-Pyo;Han, Ki-Tae;Lee, Eui-Hyeock;Choi, Yong-Suk
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.16 no.5
    • /
    • pp.601-605
    • /
    • 2010
  • In this paper, we propose a GBL(Game Based Learning) content of intelligent tutoring capability. The objective of our GBL content is to learn the Karnaugh Map which is generally used to simplify boolean functions. Our GBL content well-motivates learners with interesting game-based scenarios and also, through an intelligent tutoring module, gives learners adaptive feedbacks such as hints and explanations while maintaining learners' contextual immersion. Additionally, we identified significant improvement in terms of learning effectiveness by analyzing the test results of two (experimental and controlled) student groups learning the Karnaugh Map.

A New Production mettled of GRM coefficients using k-map (K-map상의 셀을 이용한 새로운 GRM 상수 생성 기법)

  • Lee Chol-U;Che Wenzhe;Kim Heung-Soo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.9C
    • /
    • pp.860-870
    • /
    • 2005
  • In this paper we propose a new method to derive GRM(Generalized Reed-Muller) coefacients for each $2^{n}$ polarities using cell of karnaugh map(k-map). Generally, there are the serial and parallel method to derive GRM coefficients. As a serial method, Green method generates GRM coefncients using transform matrix. And as a parallel method, Besslich algorithm produces GRM coefficients of each polarity using the generated anteriorly. Green's method generates GRM coefficients for n-variable by calculating transform matrix for one-variable and n-times kronecker product this matrix. And Besslich's method generates GRM coefficients of each polarity in order of Grey-code. But those methods have disadvantages that the number of variable exceeding four makes transform matrix large and there are so many operation steps. In this paper, GRM coefficients is generated by producing cell [$f_{i}$] minimizing variable on k-map and operating this cell [$f_{i}$] and transform matrix for one-variable. So, we can generate GRM coefficients of all polarities easily by using the proposed method.

Reliability of the redundant system with dependent human error (인간실수를 고려한 중복시스템의 신뢰도 분석)

  • 김명기;장순흥
    • Journal of the Ergonomics Society of Korea
    • /
    • v.1 no.2
    • /
    • pp.11-15
    • /
    • 1982
  • There is the possibility that human error during testing and maintenance brings about the failure of the system, the reliability of which depends on mechanical failure and human error. This paper deals with the calculation of the reliability of the redundant system with the dependent hunman error through Karnaugh Map. Two cases are considered. One is the reli- ability of the system neglecting the test interval of each component and the other is that considering the test interval of each component.

  • PDF

Reduced-bit transform based block matching algorithm via SAD (영상의 저 비트 변환을 이용한 SAD 블록 정합 알고리즘)

  • Kim, Sang-Chul;Park, Soon-Yong;Chien, Sung-Il
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.1
    • /
    • pp.107-115
    • /
    • 2014
  • The reduced-bit transform based bit-plane matching algorithm (BPM) can obtain the block matching result through its simple calculation and hardware design compared to the conventional block matching algorithms (BMAs), but the block matching accuracy of BPMs is somewhat low. In this paper, reduced-bit transform based sum of the absolute difference (R-SAD) is proposed to improve the block matching accuracy in comparison with the conventional BPMs and it is shown that the matching process can be obtained using the logical operations. Firstly, this method transforms the current and the reference images into their respective 2-bit images and then a truth table is obtained from the relation between input and output 2-bit images. Next, a truth table is simplified by Karnaugh map and the absolute difference is calculated by using simple logical operations. Finally, the simulation results show that the proposed R-SAD can obtain higher accuracy in block matching results compared to the conventional BPMs through the PSNR analysis in the motion compensation experiments.

A Performance Evaluation of Circuit Minimization Algorithms for Mentorship Education of Informatics Gifted Secondary Students (중등 정보과학 영재 사사 교육을 위한 회로 최소화 알고리즘 성능 평가)

  • Lee, Hyung-Bong;Kwon, Ki-Hyeon
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.4 no.12
    • /
    • pp.391-398
    • /
    • 2015
  • This paper devises a performance improvement and evaluation process of circuit minimization algorithms for mentorship education of distinguished informatics gifted secondary students. In the process, students learn that there are several alternative equivalent circuits for a target function and recognize the necessity for formalized circuit minimization methods. Firstly, they come at the concept of circuit minimization principle from Karnaugh Map which is a manual methodology. Secondly, they explore Quine-McCluskey algorithm which is a computational methodology. Quine-McCluskey algorithm's time complexity is high because it uses set operations. To improve the performance of Quine-McCluskey algorithm, we encourage them to adopt a bit-wise data structure instead of integer array for sets. They will eventually see that the performance achievement is about 36%. The ultimate goal of the process is to enlarge gifted students' interest and integrated knowledge about computer science encompassing electronic switches, logic gates, logic circuits, programming languages, data structures and algorithms.

A Visual-Based Logic Minimization Method

  • Kim, Eun-Gi
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.16 no.5
    • /
    • pp.9-19
    • /
    • 2011
  • In many instances a concise form of logic is often required for building today's complex systems. The method described in this paper can be used for a wide range of industrial applications that requires Boolean type of logic minimization. Unlike some of the previous logic minimization methods, the proposed method can be used to better gain insights into the logic minimization process. Based on the decimal valued matrix, the method described here can be used to find an exact minimized solution for a given Boolean function. It is a visual based method that primarily relies on grouping the cell values within the matrix. At the same time, the method is systematic to the extent that it can also be computerized. Constructing the matrix to visualize a logic minimization problem should be relatively easy for the most part, particularly if the computer-generated graphs are accompanied.

Derivation of ternary RM coefficients using single transform matrix (단일변수 변환 행렬을 이용한 3치 RM 상수 생성)

  • 이철우;최재석;신부식;심재환;김홍수
    • Proceedings of the IEEK Conference
    • /
    • 1999.06a
    • /
    • pp.745-748
    • /
    • 1999
  • This paper propose the method to derive RM(Reed-Muller) expansion coefficients for Multiple-Valued function. The general method to obtain RM expansion coefficient for p valued n variable is derivation of single variable transform matrix and expand it n times using Kronecker product. The transform matrix used is p$^{n}$ $\times$ p$^{n}$ matrix. In this case the size of matrix increases depending on the augmentation of variables and the operation is complicated. Thus, to solving the problem, we propose derivation of RM expansion coefficients using p$\times$p transform matrix and Karnaugh-map.

  • PDF

Derivations of Single Hypothetical Don't-Care Minterms Using the Quasi Quine-McCluskey Method

  • Kim, Eungi
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.18 no.1
    • /
    • pp.25-35
    • /
    • 2013
  • Automatically deriving only individual don't-care minterms that can effectively reduce a Boolean logic expressions are being investigated. Don't-care conditions play an important role in optimizing logic design. The type of unknown don't-care minterms that can always reduce the number of product terms in Boolean expression are referred as single hypothetical don't-care (S-HDC) minterms. This paper describes the Quasi Quine-McCluskey method that systematically derives S-HDC minterms. For the most part, this method is similar to the original Quine-McCluskey method in deriving the prime implicants. However, the Quasi Quine-McCluskey method further derives S-HDC minterms by applying so-called a combinatorial comparison operation. Upon completion of the procedure, the designer can review generated S-HDC minterms to test its appropriateness for a particular application.