• Title/Summary/Keyword: Is-Spice

Search Result 478, Processing Time 0.021 seconds

Circuit Performance Prediction of Scaled FinFET Following ITRS Roadmap based on Accurate Parasitic Compact Model (정확한 기생 성분을 고려한 ITRS roadmap 기반 FinFET 공정 노드별 회로 성능 예측)

  • Choe, KyeungKeun;Kwon, Kee-Won;Kim, SoYoung
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.10
    • /
    • pp.33-46
    • /
    • 2015
  • In this paper, we predicts the analog and digital circuit performance of FinFETs that are scaled down following the ITRS(International technology roadmap for semiconductors). For accurate prediction of the circuit performance of scaled down devices, accurate parasitic resistance and capacitance analytical models are developed and their accuracies are within 2 % compared to 3D TCAD simulation results. The parasitic capacitance models are developed using conformal mapping, and the parasitic resistance models are enhanced to include the fin extension length($L_{ext}$) with respect to the default parasitic resistance model of BSIM-CMG. A new algorithm is developed to fit the DC characteristics of BSIM-CMG to the reference DC data. The proposed capacitance and resistance models are implemented inside BSIM-CMG to replace the default parasitic model, and SPICE simulations are performed to predict circuit performances such as $f_T$, $f_{MAX}$, ring oscillators and common source amplifier. Using the proposed parasitic capacitance and resistance model, the device and circuit performances are quantitatively predicted down to 5 nm FinFET transistors. As the FinFET technology scales, due to the improvement in both DC characteristics and the parasitic elements, the circuit performance will improve.

Design of Analog CMOS Vision Chip for Edge Detection with Low Power Consumption (저전력 아날로그 CMOS 윤곽검출 시각칩의 설계)

  • Kim, Jung-Hwan;Park, Jong-Ho;Suh, Sung-Ho;Lee, Min-Ho;Shin, Jang-Kyoo;Nam, Ki-Hong
    • Journal of Sensor Science and Technology
    • /
    • v.12 no.6
    • /
    • pp.231-240
    • /
    • 2003
  • The problem of power consumption and the limitation of a chip area should be considered when the pixel number of the edge detection circuit increases to fabricate a vision chip for edge detection with high resolution. The numeric increment of the unit circuit causes power consumption to increase and require a larger chip area. An increment of power consumption and a limitation of chip area with several ten milli-meters square supplied by the CMOS foundry company restrict the pixel numbers of the edge detection circuit. In this paper, we proposed a electronic switch to minimize the power consumption owing to the numeric increment of the edge detection circuit to realize a vision chip for edge detection with high resolution. We also applied a method by which photodetector and edge detection circuit are separated to implement a vision chip with a higher resolution. The photodetector circuit with $128{\times}128$ pixels uses a common edge detection circuit with $1{\times}128$ pixels so that resolution was improved at the same chip area. The chip size is $4mm{\times}4mm$ and the power consumption was confirmed to be about 20mW using SPICE.

A Survey of Purchasing Management for School Foodservice Foods in Daegu and Gyeongbuk Province (대구.경북지역 학교급식 식재료 구매 관리 실태 조사)

  • Kim, Yun-Hwa;Lee, Yeon-Kyung
    • Food Science and Preservation
    • /
    • v.19 no.3
    • /
    • pp.376-384
    • /
    • 2012
  • This study was conducted to investigate the food purchasing management of school food services. The subjects consisted of 271 school dietitians in the Daegu and Gyeongbuk area. The percentages of ready-to-use vegetables actually being used were as follows: root of balloon flowers, 88.4%; garlic, 87.8%; blanched bracken, 80.1%; raw lotus root, 65.7%; burdock, 63.5%; small green onion, 63.5%; stem of taro, 57.6%; ginger, 35.1%; radish root, 30.6%; blanched asterscaber, 29.2%; large type welsh onion, 25.8%; carrot, 25.5%; onion, 21.4%; and potato, 8.9%. The percentages of HACCP-certified products being used were as follows: meat, 75.9%; eggs, 66.7%; soybean curds, 65.5%; ready-to-use seafood, 55.1%; starch jellies, 49.9%; spice, 44.9%; kimchi, 30.9%; ready-to-use vegetables, 22.7%; and fruits, 6.9%. The percentages of environment-friendly food items being used were as follows: eggs, 31.0%; meat, 28.7%; soybean curds, 22.1%; and fruits, 17.7%. Of these food items, meat and ready-to-use seafood were being used the most in the elementary schools. The percentages of imported food items being used were as follows: starch jelly, 29.2%; ready-to-use seafood, 24.7%; soybean curds, 20.5%; spice, 15.9%; and fruits, 10.1%. The food items requiring HACCP certification were as follows: beef and pork, 81.5%; chicken, 80.1%; ready-to-use seafood, 78.6%; frozen dumplings, 73.8%; soybean curds, 71.6%; peeled eggs, 70.8%; fish paste, 69.4%; starch jelly, 65.7%; milk, 63.1%; kimchi, 54.6%; spice, 50.6%; frozen noodle, 45.4%; ready-to-use vegetables, 44.3%; and bean sprouts, 29.5%. It was confirmed that 8.1% of the sanitation monitoring results were intentionally misreported. Therefore, to supply good and safe foods to schools, active management is needed in schools and food manufacturing and delivery companies.

A Simple Bridge Resistance Deviation-to-Frequency Converter for Intelligent Resistive Transducers (지능형 저항성 변환기를 위한 간단한 브리지 저항 편차-주파수 변환기)

  • Lee, Po;Chung, Won-Sup;Son, Sang-Hee
    • Journal of IKEEE
    • /
    • v.12 no.3
    • /
    • pp.167-171
    • /
    • 2008
  • A bridge resistance deviation-to-frequency (BRD-to-F) converter is presented for interfacing resistive sensor bridges. It consists of a linear operational transconductance amplifier (LOTA), a current-controlled oscillator (CCO). The prototype converter was simulated using commercially available discrete components. The result shows that the converter has a conversion sensitivity amounting to 16.90 kHz/${\Omega}$ and a linearity error less than ${\pm}$0.03 %.

  • PDF

The Folk Plants in Northern Region of Chungcheongbuk-do

  • Shin, Youn-Hee;Kim, Hyun-Jun;Ku, Ja-Jung;Park, Kwang-Woo;Choi, Kyung;Jeong, Hea-Seok;Kang, Shin-Ho
    • Korean Journal of Plant Resources
    • /
    • v.25 no.6
    • /
    • pp.707-718
    • /
    • 2012
  • This study was carried out in order to catalogue the folk plants of 7 counties and cities of northern region of Chungcheongbuk-do from March to October, 2011. Based on the 626 survey sheets collected from 67 residents at 17 places of 7 counties and were subsequently analysed. The identified folk plants in the northern region of Chungcheongbuk-do consisted of a total 348 taxa; 98 families, 250 genera, 298 species, 5 subspecies, 38 varieties, and 7 forms. The use by its usage were: 223 taxa; edible, 123 taxa; medicinal, 4 taxa; dye, 2 taxa; aroma, 6 taxa; spice, 32 taxa; ornamental, 11 taxa; oil, 4 taxa; starch, 22 taxa; and others, respectively, so the edible use is the highest. The most useful part was the leaf, followed by fruit and root. The consistency comparison between the scientific and the local name were the highest in the 50's and the lowest in 80's.

A Buffer Insertion Method for RLC Interconnects (RLC 연결선의 버퍼 삽입 방법)

  • 김보겸;김승용;김석윤
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.2
    • /
    • pp.67-75
    • /
    • 2004
  • This paper presents a buffer insertion method for RLC-class interconnect structured as a sin91e line or a tree. First, a closed form expression for the interconnect delay of a CMOS buffer driving single RLC line is represented. This expression has been derived by the n-th power law for deep submicrometer technology and occurs to be within 9 percentage of maximal relative error in accuracy compared with the results of HSPICE simulation for various RLC loads. This paper proposes a closed form expression based on this for the buffer insertion of single RLC lines and the buffer sizing algorithms for RLC tree interconnects to optimize path delays. The proposed buffer insertion algorithms are applied to insert buffers for several interconnect trees with a 0.25${\mu}{\textrm}{m}$ CMOS technology and the results are compared against those of HSPICE.

The Anti-inflammatory Mechanism of the Peel of Zanthoxylum piperitum D.C. is by Suppressing NF-κB/Caspase-1 Activation in LPS-Induced RAW264.7 Cells

  • Choi, Yun-Hee;Myung, Noh-Yil
    • Korean Journal of Plant Resources
    • /
    • v.32 no.6
    • /
    • pp.669-676
    • /
    • 2019
  • Zanthoxylum piperitum D.C. (ZP) peels has been used as a natural spice and herb medicine for hypertension reduction, for strokes, and for its anti-bacterial and anti-oxidant activity. However, the anti-inflammatory mechanisms employed by ZP have yet to be completely understood. In this study, we elucidate the anti-inflammatory mechanism of ZP in lipopolysaccharide (LPS)-induced RAW264.7 cells. We evaluated the effects of ZP in LPS-induced levels of inflammatory cytokines, prostaglandin E2 (PGE2), and caspase-1 using ELISA. The expression levels of inflammatory-related genes, including cyclooxygenase (COX)-2 and inducible nitric oxide synthase (iNOS), were assayed by Western blot analysis. We elucidated the effect of ZP on nuclear factor (NF)-κB activation by means of a luciferase activity assay. The findings of this study demonstrated that ZP inhibited the production of inflammatory cytokine and PGE2 and inhibited the increased levels of COX-2 and iNOS caused by LPS. Additionally, we showed that the anti-inflammatory effect of ZP arises by suppressing the activation of NF-κB and caspase-1 in LPS- induced RAW264.7 cells. These results provide novel insights into the pharmacological actions of ZP as a potential candidate for development of new drugs to treat inflammatory diseases.

Design of the low noise CMOS LDO regulator for a low power capacitivesensor interface (저전력 용량성 센서 인터페이스를 위한 저잡음 CMOS LDO 레귤레이터 설계)

  • Kwon, Bo-Min;Jung, Jin-Woo;Kim, Ji-Man;Park, Yong-Su;Song, Han-Jung
    • Journal of Sensor Science and Technology
    • /
    • v.19 no.1
    • /
    • pp.25-30
    • /
    • 2010
  • This paper presents a low noise CMOS regulator for a low power capacitive sensor interface in a $0.5{\mu}m$ CMOS standard technology. Proposed LDO regulator circuit consist of a voltage reference block, an error amplifier and a new buffer between error amplifier and pass transistor for a good output stability. Conventional source follower buffer structure is simple, but has a narrow output swing and a low S/N ratio. In this paper, we use a 2-stage wide band OTA instead of source follower structure for a buffer. From SPICE simulation results, we got 0.8 % line regulation and 0.18 % load regulation.

Development of Elsholtzia splendens-Flavored Oils and Analysis of Flavor Pattern Using Electronic Nose (꽃향유 향미유의 개발 및 전자코를 이용한 향기패턴 분석)

  • 정미숙;이미순
    • Korean journal of food and cookery science
    • /
    • v.18 no.4
    • /
    • pp.455-460
    • /
    • 2002
  • This experiment was conducted to obtain basic information on the natural spice of Elsholtzia splendens, which is one of the native Korean aromatic plants for aromatic, medicinal and ornamental uses. The overall acceptability and the masking effects on the fetid smell of beef were investigated with Elsholtzia splendens-flavored oils by sensory evaluation. The ability of an electronic nose with six metal oxide sensors to classify Elsholtzia splendens flavored oils based on their odors was studied. The response by electronic nose was analyzed by principal component analysis (PCA). In EOI, EOII, and ESI, (이것들이 무엇을 의미하는지 기술할 필요가 있음). overall acceptability of French dressing showed a same level of preference during storage. Fetid smell of beef was not changed by the addition of 4 types of Elsholtzia splendens-flavored oil during storage. In EO I -flavored oil, the proportion of 1st principal component was 0.829, and the proportion of 1st principal component was 0.818 in ESI-flavored oil. The PCA plot was used to detect stored Elsholtzia splendens flavored oils.(앞 뒤 문맥이 안맞음. 뒤에 이어지는 글이 있는지\ulcorner).

Efficient Method for Elmore Delay Error Correction for Placement (배치를 위한 효율적인 Elmore Delay 오차 보상 방법)

  • Kim, Sin-Hyeong;Im, Won-Taek;Kim, Sun-Kwon;Shin, Hyun-Cheul
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.29 no.6
    • /
    • pp.354-360
    • /
    • 2002
  • Delay estimation must be simple and efficient, since millions or more delay calculations may be required during a timing-driven placement stage. We have developed a new Modified Elmore delay estimation method, which is significantly more accurate than the original Elmore delay by considering resistance shielding effects, but has the same order of complexity with that of Elmore delay. Experimental results show that the suggested technique can significantly reduce the error in estimated delay, from 31.6 ~ 145.2% to 2.5 ~ 22.7%.