• 한국신재생에너지학회:학술대회논문집
• /
• 2011.05a
• /
• pp.89.1-89.1
• /
• 2011

According to green growth's policy, green-home dissemination's projects are promoting. Among them, stationary fuel cell systems are receiving attention due to high efficiency and clear energy. But it need absolutely to develop cost down technologies and improve system durability for commercialization of the fuel cell system. To achieve this objectives, in 2009, the Korean Government and "Korea Institute of Energy Technology Evaluation and Planning(KETEP)" launched into the strategic development project of BOP technology for practical applications and commercializations of stationary fuel cell systems, named "Technology Development on Cost Reduction of BOP Components for 1kW Stationary Fuel Cell Systems to Promote Green-Home Dissemination Project". This paper introduces a summary of improved BOP performances that has been achieved through the 2nd year development precesses(2010.06~2011.05) base on 1st year development precesses(2009.06~2010.05). The major elements for fuel cell systems are cathode air blowers, burner air blowers, preferential oxidation air blowers, fuel blowers, cooling water pumps, reformer water pumps, heat recovery pumps, mass flow meters, electrical valves, safety valves and a low-voltage inverter. Key targets of those elements are the reduction of cost, power consumption and noise. Invert's key targets are development the low -voltage technologies in order to reduce the number of unit cell in fuel cell system's stack.

• Journal of Electrical Engineering and Technology
• /
• v.10 no.5
• /
• pp.2018-2030
• /
• 2015

A two stage ac drive configuration consisting of a single-phase line commutated rectifier and a three-phase voltage source inverter (VSI) is very common in low and medium power applications. The deterministic pulse width modulation (PWM) methods like sinusoidal PWM (SPWM) could not be considered as an ideal choice for modern drives since they result mechanical vibration and acoustic noise, and limit the application scope. This is due to the incapability of the deterministic PWM strategies in sprawling the harmonic power. The random PWM (RPWM) approaches could solve this issue by creating continuous harmonic profile instead of discrete clusters of dominant harmonics. Insufficient filtering at dc link results in the amplitude distortion of the input dc voltage to the VSI and has the most significant impact on the spectral errors (difference between theoretical and practical spectra). It is obvious that the sprawling effect of RPWM undoubtedly influenced by input fluctuation and the discrete harmonic clusters may reappear. The influence of dc link fluctuation on harmonics and their spreading effect in the VSI remains invalidated. A case study is done with four different filter capacitor values in this paper and results are compared with the constant dc input operation. This paper also proposes an ingenious RPWM, a ripple dosed sinusoidal reference-random carrier PWM (RDSRRCPWM), which has the innate capacity of suppressing the effect of input fluctuation in the output than the other modern PWM methods. MATLAB based simulation study reveals the fundamental component, total harmonic distortion (THD) and harmonic spread factor (HSF) for various modulation indices. The non-ideal dc link is managed well with the developed RDSRRCPWM applied to the VSI and tested in a proto type VSI using the field programmable gate array (FPGA).

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.14 no.10
• /
• pp.5105-5114
• /
• 2013

This paper is conducted a research of the cable and filter design considering the deep sea floor environment. The electric architecture which is being used in the subsea plant is comprised of the power supply unit of the high voltage, high-capacity drive system, long cable, and electric motor in the sea area. Conducted emission is occurred by the rapid voltage change at the moment of switching at high speed of inverter for driving motors. The more the length of the cable is lengthened, the worse the motor is influenced by transient voltage. Thus, the over voltage occurred in the drive motor was confirmed by designed wire which is considered R, L, line-to-line C, line-to-gnd C of long cable used in the subsea plant. A guide line of the subsea plant model is also suggested by using a filter to reduce conducted noise of PWM inverter drive-system.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.37 no.3
• /
• pp.84-93
• /
• 2000

In PWM voltage source inverters operated by conventional switching method, the dead time is inserted in switching signals to prevent tile short circuit of the DC voltage source. The dead time causes detrimental effects to the control performance of the inverter system. So we need to compensate the dead time effects. And the dead time minimization switching method can be considered as the best way to avoid the dead time effects fundamentally. In this paper, a new switching strategy is proposed which is a kind of dead time minimization switching methods. According to the proposed switching method, very short dead time is adopted in only once when the current polarity is changing. And the adopted dead time is equal to the turn off time of the swtiching device or shorter than it. As the proposed method can be done with the polarity information of the reference current in case that the output current of the inverter is controlled, it is easy to solve some problems in comparison with the case that the real current is used to get the polarity changing time； level detection difficulty, noise problem and so on

• Journal of Power Electronics
• /
• v.5 no.3
• /
• pp.233-239
• /
• 2005

In this paper, a new conceptual circuit configuration of a 3-phase voltage source, soft switching AC-DC-AC converter using an IGBT module, which has one ARCPL circuit and one ARDCL circuit, is presented. In actuality, the ARCPL circuit is applied in the 3-phase voltage source rectifier side, and the ARDCL circuit is in the inverter side. And more, each power semiconductor device has a novel clamp snubber circuit, which can save the power semiconductor device from voltage and current across each power device. The proposed soft switching circuits have only two active power semiconductor devices. These ARCPL and ARDCL circuits consist of fewer parts than the conventional soft switching circuit. Furthermore, the proposed 3-phase voltage source soft switching AC-DC-AC power conversion system needs no additional sensor for complete soft switching as compared with the conventional 3-phase voltage source AC-DC-AC power conversion system. In addition to this, these soft switching circuits operate only once in one sampling term. Therefore, the power conversion efficiency of the proposed AC-DC-AC converter system will get higher than a conventional soft switching converter system because of the reduced ARCPL and ARDCL circuit losses. The operation timing and terms for ARDCL and ARCPL circuits are calculated and controlled by the smoothing DC capacitor voltage and the output AC current. Using this control, the loss of the soft switching circuits are reduced owing to reduced resonant inductor current in ARCPL and ARDCL circuits as compared with the conventional controlled soft switching power conversion system. The operating performances of proposed soft switching AC-DC-AC converter treated here are evaluated on the basis of experimental results in a 50kVA setup in this paper. As a result of experiment on the 50kVA system, it was confirmed that the proposed circuit could reduce conduction noise below 10 MHz and improve the conversion efficiency from 88. 5% to 90.5%, when compared with the hard switching circuit.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.49 no.8
• /
• pp.22-26
• /
• 2012

This paper introduces a 2.5-Gb/s optical receiver implemented in a standard 1P4M 0.18um CMOS technology for the applications of active optical HDMI cables. The optical receiver consists of a differential transimpedance amplifier(TIA), a five-stage differential limiting amplifier(LA), and an output buffer. The TIA exploits the inverter input configuration with a resistive feedback for low noise and power consumption. It is cascaded by an additional differential amplifier and a DC-balanced buffer to facilitate the following LA design. The LA consists of five gain cells, an output buffer, and an offset cancellation circuit. The proposed optical receiver demonstrates $91dB{\Omega}$ transimpedance gain, 1.55 GHz bandwidth even with the large photodiode capacitance of 320 fF, 16 pA/sqrt(Hz) average noise current spectral density within the bandwidth (corresponding to the optical sensitivity of -21.6 dBm for $10^{-12}$ BER), and 40 mW power dissipation from a single 1.8-V supply. Test chips occupy the area of $1.35{\times}2.46mm^2$ including pads. The optically measured eye-diagrams confirms wide and clear eye-openings for 2.5-Gb/s operations.

• Geophysics and Geophysical Exploration
• /
• v.2 no.4
• /
• pp.180-183
• /
• 1999

A proto-type seismic measurement system with a reference was developed to improve S/N (signal-to-noise ratio) of seismic data, especially in noisy urban areas. Two pairs of correlation measurements (the one for microphone and geophone, and another for electromagnetic (EM) loop and geophone) were carried out near Kimpo Airport and at Kimje. The spectrum analyses were also performed to investigate the correlation of two pairs of time series; one for microphone and geophone, and another for EM loop and geophone. The sound waves measured with the microphone and the geophone are highly correlated. However, differences in the reponses are readily identifiable across 200 Hz; in the vicinity of 100 Hz, the spectral energy for geophone is 20 dB higher than that for microphone, and at near 500 Hz, the spectral energy for microphone is 30 dB higher than that for geophone. Overall, the spectral energy appears concentrated on the frequency window below 600 Hz for geophone. It contrasts with the observation of dominant frequency at the range of above 200 Hz for microphone. The wave forms of EM noise (due to an ACDC inverter) measured with EM loop and geophone are consistently and highly correlated each other. The power spectrum of the EM noise for EM loop shows that the spectral energies at odd harmonic frequencies of 60 Hz are higher than those at even harmonic frequencies of 60 Hz. It is compared to the power spectrum for geophone; the spectral energies at odd harmonics are nearly same as those at even harmonic frequencies.

• Proceedings of the KIEE Conference
• /
• 2001.07b
• /
• pp.1020-1022
• /
• 2001

because the output of solar cell is direct, it is necessary to install D/A converter system for A.C load, and in case of driving utility line system, it is possible to drive system relation when the system supplies sinusodal current ant voltage having unit power factor. As the characteristics of the soar cell output the is influenced by dailysunight charge, for more electric power it is essential to control the direction toward the san so that the driving point of solar cell can always operate near maximum output point. PWM modulation device among electric power converters must have stable modulation at anytime when it includes noise-factors such as noise-wave and noises on electric voltage wave, a synchronous signal system. In dealing with synchronous signal for control and control signal by microprocessor, it is necessary to compensate it because there is time difference between sample paint and carrier wave. On this papers, single phase PWM current type invertor controled the solar cell having typical voltage dropping character has optimun short current in short, reduces D.C reactance, composes controller for modulation and keeps lower harmonic and high power factor keeping maximum output of solar cell according daily sunlight charge variation.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.27 no.2
• /
• pp.212-215
• /
• 2016

In this paper, a 5.08 GHz Ring Voltage Controlled Oscillator(Ring VCO) was implemented using $0.18{\mu}m$ standard CMOS technology. The proposal Ring VCO is 3-stage structure. This research confirmed that the each stage's different transistor size ratio influence the current change and alter power consumption consequentially. This circuit is formed to control the current thereby adding the Current Mirror and to tune the frequency by supplying control voltage. It has an 65.5 %(1.88~5.45 GHz) tuning range. The measured output power is -0.30 dBm. The phase noise is -87.50 dBc/Hz @1 MHz offset with operating frequency of 5.08 GHz fundamental frequency. The total power consumption of Ring VCO is 31.2 mW with 2.4 V supply voltage.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.9
• /
• pp.54-58
• /
• 2007

Development of high performance LTPS TFTs contributed to open up new SOP technology with various digital circuits integrated in display panels. This work introduces the current mode logic(CML) gate design method with which one can replace slow CMOS logic gates. The CML inverter exhibited small logic swing, fast response with high power consumption. But the power consumption became compatible with CMOS gates at higher clock speed. Due to small current values in CML, layout area is smaller than the CMOS counterpart even though CML uses larger number of devices. CML exhibited higher noise immunity thanks to its non-inverting and inverting outputs. Multi-input NAND/AND and NOR/OR gates were implemented by the same circuit architecture with different input confirugation. Same holds for MUX and XNOR/XOR CML gates. We concluded that the CML gates can be designed with few simple circuits and they can improve power consumption, chip area, and speed of operation.