Browse > Article

4-Channel 2.5-Gb/s/ch CMOS Optical Receiver Array for Active Optical HDMI Cables  

Lee, Jin-Ju (Department of Electronics Eng., Ewha Womans University)
Shin, Ji-Hye (Department of Electronics Eng., Ewha Womans University)
Park, Sung-Min (Department of Electronics Eng., Ewha Womans University)
Publication Information
Abstract
This paper introduces a 2.5-Gb/s optical receiver implemented in a standard 1P4M 0.18um CMOS technology for the applications of active optical HDMI cables. The optical receiver consists of a differential transimpedance amplifier(TIA), a five-stage differential limiting amplifier(LA), and an output buffer. The TIA exploits the inverter input configuration with a resistive feedback for low noise and power consumption. It is cascaded by an additional differential amplifier and a DC-balanced buffer to facilitate the following LA design. The LA consists of five gain cells, an output buffer, and an offset cancellation circuit. The proposed optical receiver demonstrates $91dB{\Omega}$ transimpedance gain, 1.55 GHz bandwidth even with the large photodiode capacitance of 320 fF, 16 pA/sqrt(Hz) average noise current spectral density within the bandwidth (corresponding to the optical sensitivity of -21.6 dBm for $10^{-12}$ BER), and 40 mW power dissipation from a single 1.8-V supply. Test chips occupy the area of $1.35{\times}2.46mm^2$ including pads. The optically measured eye-diagrams confirms wide and clear eye-openings for 2.5-Gb/s operations.
Keywords
active optical cables; CMOS; inverter input; limiting amplifier; transimpedance amplifier;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 심수정, 박성민, "광통신용 10Gb/s CMOS 전치증폭기 설계", 전자공학회지, SD편, 43권, 10호, 1-9쪽, 2006년 10월.
2 탁지영 et al., "1.2V 전원전압용 RGC 입력단을 갖는 5-Gb/s CMOS 광 수신기", 전자공학회지, SD편, 49권, 3호, 15-20쪽, 2012년 3월.
3 B. Razavi, 'Design of Integrated Circuits for Optical Communications', McGraw Hill, 2003.
4 S. Galal and B. Razavi, "10-Gb/s limiting amplifier and laser/modulator driver in 0.18-um CMOS technology," in IEEE ISSCC Dig. Tech. Papers, Feb. 2003, pp. 188-189.
5 J. Han et al., "A 2.5-Gb/s ESD-Protected Dual-Channel Optical Transceiver Array", in IEEE A-SSCC, pp. 156-159, Nov. 2007.
6 W. -Z. Chen and C. -H. Lu, "Design and Analysis of A 2.5Gbps Optical Receiver Analog Front-End in a 0.35um Digital CMOS Technology", IEEE Tran. on Circuits and Systems, pp. 977-983, May, 2006.
7 W. -Z. Chen and R. M. Gan, "A Single Chip 2.5Gbps CMOS Burst Mode Optical Receiver," in Proc. IEEE Symp. VLSI Circuits, Hawaii, pp. 120-121, 2006.