• 한국정보디스플레이학회:학술대회논문집
• /
• 2007.08b
• /
• pp.1213-1215
• /
• 2007

The OTFT technologies have been mature almost up to the level of commercialization. In this paper we report the OTFT's applications to the backplane for active matrix electrophoretic, active matrix OLED and to integrated circuits. In addition we also introduce the recently developed technologies for reduction of OTFT's operating voltage.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.14 no.6
• /
• pp.728-732
• /
• 2014

Macro-model of magnetic tunnel junction (MTJ) for spin transfer torque magnetic random access memory (STT-MRAM) has been developed. The macro-model can describe the dynamic behavior such as the state change of MTJ as a function of the pulse width of driving current and voltage. The statistical behavior has been included in the model to represent the variation of the MTJ characteristic due to process variation. The macro-model has been developed in Verilog-A.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.30A no.6
• /
• pp.58-65
• /
• 1993

In this research, we developed a new algorithm for hierarchical placement of integrated circuits. For efficient placement of a large circuit, the given circuit is recursively partitioned to form a hierarchy tree and then simulated-annealing-based placement method is applied at each level of the hierarchy to find a near optimum solution. During the placemtnt, global optimization is performed at high levels of the hierarchy and local optimization is performed at low levels. When compared with conventional placement methods, the new hierarchical placement method produced favorable results.

• The Journal of Korean Association of Computer Education
• /
• v.10 no.5
• /
• pp.53-60
• /
• 2007

To enhance learning efficiency, we implement a hybrid experimental system for electrical and electronic circuits where web-based virtual laboratory system and distant education system are properly integrated. In the first stage, we developed web-based virtual laboratory systems for electrical/electronic circuit experiments, which are composed of three important sessions and their management system: concept learning, virtual experiment, assessment. In the second stage, we have implemented cost-effective distant laboratory systems for practicing electric/electronic circuits, which can be used to eliminate the lack of reality occurred during virtual laboratory session. The proposed virtual/ distant laboratory systems can be used in stand-alone fashion, but to enhance learning efficiency we integrated them and developed a creative hybrid experimental system for electric and electronic circuits.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.25 no.5
• /
• pp.509-521
• /
• 1988

In the designs of integrated circuits, the buffer circuits used for driving a large capacitive load from minimum-structured logic circuit outputs have important effects upon system throughputs. Therefore it is important to optimize the buffer circuits. In this paper, the principle of designing CMOS buffer circuits which have the minimum delay and drive the given capacitive load is discussed. That is, the effects of load capacitance upon rise time, fall time, and delay of the CMOS inverter and the effects of parasitic capacitances are finely analysed to calculate the requested minimum-delay CMOS buffer condition. This is different from the method by C.A. Mead et. al.[2.3.4.]which deals with passive-load-nMOS buffers. Large channel width MOS transistor stages are necessary to drive a large capacitive load. The effects of polysilicon gate resistances of such large stages upon delay are also analysed.And, the area of buffer circuits designed by the proposed method is smaller than that of buffer circuits designed by C.A. Mead's method.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.13 no.1
• /
• pp.15-18
• /
• 2003

High purity single crystalline calcium fluoride ($CaF_2$) has excellent optical transmission characteristics down to deep UV and is therefore selected as the main optical material for the next generation of lithography apparatus operating at wavelength of 157 nm. The growth of large sized $CaF_2$ single crystals with the required properties for this optical application can be achieved only by optimizing the crystal growth process by the aid of numerical simulation. This needs especially a precise calculation of the heat transport and temperature distribution in the solid and liquid $CaF_2$ under crystal growth conditions. As $CaF_2$ is considered to be semitransparent, the internal radiative heat transfer in $CaF_2$ plays an decisive role in the simulation of the heat transport. On the other hand it is very difficult to obtain quantitative experimental data for evaluating numerical models as $CaF_2$ is extremely corrosive at high temperatures. In this work we present a newly developed experimental technique to perform temperature measurements in $CaF_2$-crystal as well as in the melt under conditions of crystal growth process. These experimental results are compared to calculated temperature data, which were obtained by using different numerical models concerning the internal heat transfer in semitransparent $CaF_2$. It will be shown, that an advanced model, which was developed by the authors, gives a much better agreement with experimental data as a standard model, which was taken from the literature.

• KIEE International Transactions on Electrophysics and Applications
• /
• v.4C no.6
• /
• pp.255-262
• /
• 2004

In this paper, a number of double-layered microwave integrated circuits (MIC) have been designed and analyzed based on a developed finite-difference time-domain (FDTD) solver. The solver was first validated through comparisons of the computed results with those previously published throughout the literature. Subsequently, various double-layered MIC printed on both isotropic and anisotropic substrates and superstrates, which are frequently encountered in printed circuit boards (PCB), have been designed and analyzed. It was found that in addition to protecting circuits, the added superstrate layer can increase freedoms of design and improve circuit performance, and that the FDTD is indeed a robust and versatile tool for multilayer circuit design.

• ETRI Journal
• /
• v.33 no.5
• /
• pp.818-821
• /
• 2011

A D-band subharmonically-pumped resistive mixer has been designed, processed, and experimentally tested. The circuit is based on a $180^{\circ}$ power divider structure consisting of a Lange coupler followed by a ${\lambda}$/4 transmission line (at local oscillator (LO) frequency). This monolithic microwave integrated circuit (MMIC) has been realized in coplanar waveguide technology by using an InAlAs/InGaAs-based metamorphic high electron mobility transistor process with 100-nm gate length. The MMIC achieves a measured conversion loss between 12.5 dB and 16 dB in the radio frequency bandwidth from 120 GHz to 150 GHz with 4-dBm LO drive and an intermediate frequency of 100 MHz. The input 1-dB compression point and IIP3 were simulated to be 2 dBm and 13 dBm, respectively.

• International journal of advanced smart convergence
• /
• v.12 no.4
• /
• pp.1-7
• /
• 2023

Large-size, organic light-emitting device (OLED) panels based on highly reliable gate driver circuits integrated using InGaZnO thin film transistors (TFTs) were developed to achieve ultra-high resolution TVs. These large-size OLED panels were driven by using a novel gate driver circuit not only for displaying images but also for sensing TFT characteristics for external compensation. Regardless of the negative threshold voltage of the TFTs, the proposed gate driver circuit in OLED panels functioned precisely, resulting from a decrease in the leakage current. The falling time of the circuit is approximately 0.9 ㎲, which is fast enough to drive 8K resolution OLED displays at 120 Hz. 120 Hz is most commonly used as the operating voltage because images consisting of 120 frames per second can be quickly shown on the display panel without any image sticking. The reliability tests showed that the lifetime of the proposed integrated gate driver is at least 100,000 h.

• ETRI Journal
• /
• v.36 no.6
• /
• pp.931-941
• /
• 2014

Many methodologies for clock mesh networks have been introduced for two-dimensional integrated circuit clock distribution networks, such as methods to reduce the total wirelength for power consumption and to reduce the clock skew variation through consideration of buffer placement and sizing. In this paper, we present a methodology for clock mesh to reduce both the clock skew and the total wirelength in three-dimensional integrated circuits. To reduce the total wirelength, we construct a smaller mesh size on a die where the clock source is not directly connected. We also insert through-silicon vias (TSVs) to distribute the clock signal using an effective clock TSV insertion algorithm, which can reduce the total wirelength on each die. The results of our proposed methods show that the total wirelength was reduced by 12.2%, the clock skew by 16.11%, and the clock skew variation by 11.74%, on average. These advantages are possible through increasing the buffer area by 2.49% on the benchmark circuits.