• Journal of Welding and Joining
• /
• 제21권6호
• /
• pp.46-54
• /
• 2003

The thermal response of electronic assemblies during forced convection-infrared reflow soldering is studied. Soldering for attaching electronic components to printed circuit boards is performed in a process oven that is equipped with porous panel heaters, through which air is injected in order to dampen temperature fluctuations in the oven which can be established by thermal buoyancy forces. Forced convection-infrared reflow soldering process with air injection is simulated using a 2-dimensional numerical model. The multimode heat transfer within the reflow oven as well as within the electronic assembly is simulated. Parametric study is also performed to study the effects of various conditions such as conveyor speed, blowing velocity, and electronic assembly emissivity on the thermal response of electronic assemblies. The results of this study can be used in the process oven design and selecting the oven operating conditions to ensure proper solder melting and solidification.

• Journal of Welding and Joining
• /
• 제15권6호
• /
• pp.105-115
• /
• 1997

A numerical study is performed to predict the thermal response of a detailed card assembly during infrared reflow soldering. The card assembly is exposed to discontinuous infrared panel heater temperature distributions and high radiative/convective heating and cooling rates at the inlet and exit of the oven. The convective, radiative and conduction heat transfer within the reflow oven as well as within the card assembly are simulated and the predictions illustrate the detailed thermal responses. The predictions show that mixed convection plays an important role with relatively high frequency effects attributed to buoyancy forces, however the thermal response of the card assembly is dominated by radiation. The predictions of the detailed card assembly thermal response can be used to select the oven operating conditions to ensure proper solder melting and minimization of thermally induced card assembly tresses and warpage.

• 대한기계학회:학술대회논문집
• /
• 대한기계학회 2004년도 추계학술대회
• /
• pp.1063-1068
• /
• 2004

A numerical study is performed to predict the effect of operating conditions on the thermal response of electronic assemblies during infrared reflow soldering. The multimode heat transfer within the reflow oven as well as within the electronic assembly is simulated, and the predictions illustrate the detailed thermal responses. Parametric study is performed to determine the thermal response of electronic assemblies to various conditions such as conveyor speed, exhaust velocity, and component emissivity. The predictions of the detailed electronic assembly thermal response can be used in selecting the oven operating conditions to ensure proper soldering and minimization of thermally-induced electronic assembly stresses.

• 설비공학논문집
• /
• 제14권1호
• /
• pp.1-9
• /
• 2002

The thermal response of electronic components during infrared reflow soldering is studied by a two-dimensional numerical model. The convective, radiative and conduction heat transfer within the reflow oven as well as within the card assembly are simulated. Parametric study is also performed to determine the thermal response of electronic components to various conditions such as conveyor velocities, exhaust velocities and emissivities. The results of this study can be used in selecting the oven operating conditions to ensure proper solder melting and minimization of thermally induced card assembly stresses.

• 대한용접접합학회:학술대회논문집
• /
• 대한용접접합학회 1997년도 특별강연 및 추계학술발표 개요집
• /
• pp.68-73
• /
• 1997

• 대한기계학회논문집A
• /
• 제28권6호
• /
• pp.709-716
• /
• 2004

In order to prevent the interface delamination of an plastic IC package in the infrared (IR) soldering process, we tried to reduce stress by parameterization, sensitivity analysis and unconstraint optimization. The design variables of dimensions and material properties are determined among all the possible variables from the parametric study. Their optimized values are determined by applying the unconstraint optimization to the parameterized IC package. The maximum von-Mises stress value decreases greatly by optimum design.