• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.4 no.1
• /
• pp.77-88
• /
• 2000

In this paper, the 3-mode variable gain high power amplifier for a transmitter of INMARSAT-B operating at L-band(1626.5-1646.5 MHz) was developed. This SSPA can amplify 42 dBm in high power mode, 38 dBm in medium power mode and 36 dBm in low power mode for INMARSAT-B. The allowable errol sets +1 dBm as the upper limit and -2 dBm as the lower limit, respectively. To simplify the fabrication process, the whole system is designed by two parts composed of a driving amplifier and a high power amplifier. The HP's MGA-64135 and Motorola's MRF-6401 were used for driving amplifier, and the ERICSSON's PTE-10114 and PTF-10021 for the high power amplifier. The SSPA was fabricated by the RP circuits, the temperature compensation circuits and 3-mode variable gain control circuits and 20 dB parallel coupled-line directional coupler in aluminum housing. In addition, the gain control method was proposed by digital attenuator for 3-mode amplifier. Then il has been experimentally verified that the gain is controlled for single tone signal as well as two tone signals. In this case, the SSPA detects the output power by 20 dB parallel coupled-line directional coupler and phase non-splitter amplifier. The realized SSPA has 41.6 dB, 37.6 dB and 33.2 dB for small signal gain within 20 MHz bandwidth, and the VSWR of input and output port is less than 1.3:1. The minimum value of the 1 dB compression point gets more than 12 dBm for 3-mode variable gain high power amplifier. A typical two tone intermodulation point has 36.5 dBc maximum which is single carrier backed off 3 dB from 1 dB compression point. The maximum output power of 43 dBm was achieved at the 1636.5 MHz. These results reveal a high power of 20 Watt, which was the design target.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.43 no.5 s.311
• /
• pp.89-100
• /
• 2006

The carotid intima-media thickness (IMT) is very important, because the severity of it is an independent predictor of transient cerebral ischemia, stroke, and coronary events such as myocardial infarction. The conventional image processing to measure the IMT has not been satisfactory, because the methods have relied on the manual section drawing and a regional segmentation by differential estimation. We propose a new image processing technology effective to extract features from the carotid artery image whose pixels have the directional vector properties with composed color distribution. The technique we presented here is not by differential variation but by verification of the layer properties of carotid artery image. Iterated vertical and horizontal analysis and segmentation of the IMT image show the vector characteristics. This new technique makes it possible to cluster the layers statistically, and to classify mathematical correlation between regions and resulting in correct measurements of thickness and its variation. The advantages and effectiveness of this approach are applicable to region process and character extraction of such a vector image.

• Journal of the Korean Institute of Gas
• /
• v.14 no.5
• /
• pp.13-18
• /
• 2010

This paper presents the development of an integrated control and safety management system for 9% nickel steel LNG storage tank. The new system added the measuring equipment of pressure, displacement and force compared to the conventional measurement and control system. The measured data has simultaneously been processed by integrating and analyzing with new control equipments and safety management systems. The integrated control and safety management system, which may increase a safety and efficiency of a super-large full containment LNG storage tank, added additional pressure gauges and new displacement/force sensors at the outer side wall and a welding zone of a stiffener and top girder of an inner tank, and the inner side wall of a corner protection tank. The displacement and force sensors may provide failure clues of 9% nickel steel structures such as an inner tank and a corner protection, and a LNG leakage from the inner tank. The conventional leak sensor may not provide proper information on 9% nickel steel tank fracture even though LNG is leaked until the leak detector, which is placed at the insulation area between an inner tank and a corner protection tank, sends a warning signal. Thus, the new integrated control and safety management system is to collect and analyze the temperature, pressure, displacement, force, and LNG density, which are related to the tank system safety and leakage control from the inner tank. The digital data are also measured from control systems such as displacement and force of 9% nickel steel tank safety, LNG level and density, cool-down process, leakage, and pressure controls.

• Journal of the Korean Institute of Gas
• /
• v.14 no.2
• /
• pp.40-46
• /
• 2010

In this study, the integrated control and safety management system for a super-large LNG membrane storage tank has been presented based on the investigation and analysis of measuring equipments and safety analysis system for a conventional LNG membrane storage tank. The integrated control and safety management system, which may increase a safety and efficiency of a super-large LNG membrane storage tank, added additional pressure gauges and new displacement/force sensors at the steel anchor between an inner tank and a prestressed concrete structure. The displacement and force sensors may provide clues of a membrane panel failure and a LNG leakage from the inner tank. The conventional leak sensor may not provide proper information on the membrane panel fracture even though LNG is leaked until the leak detector, which is placed at the insulation area behind an inner tank, send a warning signal. Thus, the new integrated control and safety management system is to collect and analyze the temperature, pressure, displacement, force and LNG density, which are related to the tank system safety and leakage control from the inner tank. The digital data are also measured from measurement systems such as displacement and force of a membrane panel safety, LNG level and density, cool-down process, leakage, and pressure controls.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.48 no.3
• /
• pp.62-70
• /
• 2011

Nowadays image sensor is an essential component in many multimedia devices, and it is covered by a color filter array to filter out specific color components at each pixel. We need a certain algorithm to combine those color components reconstructed a full color image from incomplete color samples output from an image sensor, which is called a demosaicking process. Most existing demosaicking algorithms are developed for ideal image sensors, but they do not work well for the practical cases because of dissimilar characteristics of each sensor. In this paper, we propose a new demosaicking algorithm in which the color filter characteristics are fully utilized to generate a good image. To demonstrate significance of our algorithm, we used a commerically available sensor, CBN385B, which is a sort of Honeycomb-style CFA(Color Filter Array) CCD image sensor. As a performance metric of the algorithm, PSNR(Peak Signal to Noise Ratio) and RGB distribution of the output image are used. We first implemented our algorithm in C-language for simulation on various input images. As a result, we could obtain much enhanced images whose PSNR was improved by 4~8 dB compared to the commonly idealized approaches, and we also could remove the inclined red property which was an unique characteristics of the image sensor(CBN385B).Then we implemented it in hardware to overcome its problem of computational complexity which made it operate slow in software. The hardware was verified on Spartan-3E FPGA(Field Programable Gate Array) to give almost the same performance as software, but in much faster execution time. The total logic gate count is 45K, and it handles 25 image frmaes per second.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.46 no.5
• /
• pp.26-35
• /
• 2009

OFDM (Orthogonal Frequency Division Multiplexing) system is robust to frequency selective fading and narrowband interference in high-speed data communications. However, an OFDM signal consists of a number of independently modulated subcarriers and the superposition of these subcarriers causes a problem that can give a large PAPR(Peak-to-Average Power Ratio). Phase rotation method can reduce the PAPR without nonlinear distortion by multiplying phase weighting factors. But computational complexity of searching phase weighting factors is increased exponentially with the number of subblocks and considered phase factor. Therefore, a new method, which can reduce computational complexity and detect phase weighting factors efficiently, should be developed. In this paper, a modeling process is introduced, which apply metaheuristic algerian in phase rotation method and optimize in PTS (Particle Swarm Optimization) scheme. Proposed algorithm can solve the computational complexity and guarantee to reduce PAPR We analyzed the efficiency of the PAPR reduction through a simulation when we applied the proposed method to telecommunication systems.

• 전자공학회논문지 IE
• /
• v.46 no.4
• /
• pp.1-7
• /
• 2009

The final goal of ITS and ETC will be to improve the traffic efficiency and mobile safety without new road construction. DSRC system is emerging nowadays as a solution of them. China DSRC standard which was released in May 2007 has low bit rate, short message and simple MAC control. The DSRC system users want a long lifetime over 1 year with just one battery. In this paper, we propose the SoC of very low power consumption architecture. Several digital logic concept and analog power control logics were used for very low power consumption. The SoC operation mode and clock speed, operation voltage range, wakeup signal detector, analog comparator and Internal Voltage Regulator & External Power Switch were designed. We confirmed that the SoC power consumption is under 8.5mA@20Mhz, 0.9mA@1Mhz in active mode, and under 5uA in power down mode, by computer simulation. The design of SoC was finished on Aug. 2008, and fabricated on Nov. 2008 with $0.18{\mu}m$ CMOS process.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.38 no.1
• /
• pp.27-34
• /
• 2001

The multiplication algorithm using the primitive irreducible trinomial $x^m+x+1$ over $GF(2^m)$ was proposed by Mastrovito. The multiplier proposed in this paper consisted of the multiplicative operation unit, the primitive irreducible operation unit and mod operation unit. Among three units mentioned above, the Primitive irreducible operation was modified to primitive irreducible trinomial $x^m+x+1$ that satisfies the range of 1$x^m,{\cdots},x^{2m-2}\;to\;x^{m-1},{\cdots},x^0$ is reduced. In this paper, the primitive irreducible polynomial was reduced to the primitive irreducible trinomial proposed. As a result of this reduction, the primitive irreducible trinomial reduced the size of circuit. In addition, the proposed design of multiplier was suitable for VLSI implementation because the circuit became regular and modular in structure, and required simple control signal.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.5
• /
• pp.1-11
• /
• 2008

This work proposes a 15b 50MS/s CMOS pipeline ADC based on digital code-error calibration. The proposed ADC adopts a four-stage pipeline architecture to minimize power consumption and die area and employs a digital calibration technique in the front-end stage MDAC without any modification of critical analog circuits. The front-end MDAC code errors due to device mismatch are measured by un-calibrated back-end three stages and stored in memory. During normal conversion, the stored code errors are recalled for code-error calibration in the digital domain. The signal insensitive 3-D fully symmetric layout technique in three MDACs is employed to achieve a high matching accuracy and to measure the mismatch error of the front-end stage more exactly. The prototype ADC in a 0.18um CMOS process demonstrates a measured DNL and INL within 0.78LSB and 3.28LSB. The ADC, with an active die area of $4.2mm^2$, shows a maximum SNDR and SFDR of 67.2dB and 79.5dB, respectively, and a power consumption of 225mW at 2.5V and 50MS/s.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.21 no.10
• /
• pp.1-7
• /
• 2020

In recent years, as LED display systems are actively spread, study on effective control methods for an LED driver for driving the systems has been in progress. The most representative among them is the uniform brightness control method for the LED driver channel. In this paper, we propose an LED driver IC for BLU with current compensation and system protection functions to minimize channel luminance deviation. It is designed for current accuracy within ±3% between channels and a channel current of 150 mA. In order to satisfy the design specifications, the channel amplifier offset was canceled out by a chopping operation using a channel-driving PWM signal. Also, a pre-charge function was implemented to minimize the fast operation speed and luminance deviation between channels. LED error (open, short), switch TR short detection, and operating temperature protection circuits were designed to protect the IC and BLU systems. The proposed IC was fabricated using a Magnachip 0.35-um CMOS process and verified using Cadence and Synopsys' Design Tool. The fabricated LED driver IC has current accuracy within ±1.5% between channels and 150-mA channel output characteristics. The error detection circuits were verified by a test board.