• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.15 no.6
• /
• pp.129-134
• /
• 2015

This paper analyzes file access characteristics of smartphone apps and finds that a large portion of file writes are performed only once. Based on this observation, we present a new buffer cache management scheme that considers this characteristics. Buffer cache improves storage performance by maintaining hot file data in memory thereby servicing subsequent requests without storage accesses. However, it should flush modified data to storage in order to resist system crashes. The proposed scheme evicts cache data that has been written only once upon flushes, thus improving cache space utilization. Simulation experiments show that the proposed scheme improves cache hit ratio by 5-33% and power consumption by 27-92%.

• ETRI Journal
• /
• v.42 no.5
• /
• pp.748-760
• /
• 2020

MapReduce is a framework that can process huge datasets in parallel and distributed computing environments. However, a single machine failure during the runtime of MapReduce tasks can increase completion time by 50%. MapReduce handles task failures by restarting the failed task and re-computing all input data from scratch, regardless of how much data had already been processed. To solve this issue, we need the computed key-value pairs to persist in a storage system to avoid re-computing them during the restarting process. In this paper, the task failure resilience (TFR) technique is proposed, which allows the execution of a failed task to continue from the point it was interrupted without having to redo all the work. Amazon ElastiCache for Redis is used as a non-volatile cache for the key-value pairs. We measured the performance of TFR by running different Hadoop benchmarking suites. TFR was implemented using the Hadoop software framework, and the experimental results showed significant performance improvements when compared with the performance of the default Hadoop implementation.

• Proceedings of the Korean Society of Computer Information Conference
• /
• 2016.01a
• /
• pp.59-62
• /
• 2016

최근 무선통신기술과 소형 하드웨어의 발전으로 모든 환경에서 네트워크 및 컴퓨팅이 가능한 IoT(Internet of Things) 기기들이 지속적으로 증가하는 추세이며, 이러한 IoT 트랜드는 지속될 전망이다. 기존 IoT 플랫폼은 일반적으로 전력 사용적인 측면에서 In-memory 컴퓨팅을 지향하지만 이러한 방식은 시스템 에러 발생 시 메모리의 휘발성으로 인해 신뢰성이 저하되는 단점이 있다. 본 논문에서는 전체 시스템의 신뢰성 향상을 위해 XML 형식의 파일과 관계형 데이터베이스를 이용한 IoT 기반 상황 인식 시스템 서버를 설계한다. 설계된 상황 인식 시스템 서버는 추론 엔진을 포함하고 있으며, 사용자가 등록한 룰과 수집된 상황 데이터를 이용하여 전체 시스템을 동작시킨다. 또한, 전체 시스템의 신뢰성을 검증하기 위해 3가지 동작 시나리오를 제안한다.

• Applied Science and Convergence Technology
• /
• v.23 no.2
• /
• pp.72-82
• /
• 2014

Lithium-ion batteries (LIBs) have become popular electrochemical devices. Due to the unique advantages of LIBs in terms of high operating voltage, high energy density, low self-discharge, and absence of memory effects, their application range, which was primarily restricted to portable electronic devices, is now being extended to high-power applications, such as electric vehicles (EVs) and hybrid electrical vehicles (HEVs). Among various anode materials, $Li_4Ti_5O_{12}$ (LTO) is believed to be a promising anode material for high-power LIBs due to its advantages of high working potential and outstanding cyclic stability. However, the rate performance of LTO is limited by its intrinsically low electronic conductivity and poor $Li^+$ ion diffusion coefficient. This review highlights the recent progress in improving the rate performance of LTO through doping, compositing, and nanostructuring strategies.

• Convergence Security Journal
• /
• v.7 no.4
• /
• pp.15-21
• /
• 2007

As the amount of flash memory being used in embedded device is increased and embedded devices become more important in many computing environments, embedded file system security becomes more important issue. Moreover embedded devices can be easily stolen or lost because of it's high portability. If the lost embedded device has very important information, there's no means to protect it except data encryption. For improving embedded devices' security this paper propose design and implementation of flash cryptographic file system. For this purpose YAFFS is used. By the modified YAFFS cryptographic file system, the security of embedded devices can be improved.

• Journal of KIISE:Computer Systems and Theory
• /
• v.30 no.10
• /
• pp.579-585
• /
• 2003

Recently most of 3D graphics rendering Processors have the pixel cache storing depth data and color data to reduce the memory latency and the bandwidth requirement. In this paper, we propose the effective pixel cache for improving the performance of a rendering processor. The proposed cache system stores the depth data selectively based on the result of Z-test and the color data are stored into the auxiliary buffer. Simulation results show that the 16Kbyte proposed cache system provides better performance than the 32Kbyte conventional cache.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.14 no.3
• /
• pp.290-297
• /
• 2004

The control laws for cart-pole system are studied to see the schemes on which the control laws are made. Also, the odd symmetry of the relation between the output of the control laws and the system state vector is observed. Utilizing the symmetry in quantizing the system state variables and implementing the control laws into look-up table is discussed. Then, a CMAC is trained for a nonlinear control law for a cart-pole system such that the symmetry is conserved and its learning performance is evaluated. It is found that utilizing the symmetry is to reduce the memory requirement as well as the training period while improving the learning quality in terms of preserving the symmetry.

• KIISE Transactions on Computing Practices
• /
• v.21 no.7
• /
• pp.476-481
• /
• 2015

We have parallelized the cumulative sum (CUSUM) test of NIST's statistical random number test suite in a CUDA environment. Storing random walks in an array instead of in scalar variables eliminates data dependence. The change in data structure makes it possible to apply parallel scans, scatters, and reductions at each stage of the test. In addition, serial data exchanges between CPU and GPU are removed by migrating CPU's tasks to GPU. Finally we have optimized global memory accesses. The overall speedup is 23 times over the sequential version. Our results contribute to improving security of random numbers for cryptographic keys as well as reducing the time for evaluation of randomness.

• Journal of Information Processing Systems
• /
• v.14 no.3
• /
• pp.655-665
• /
• 2018

In efforts to increase its agricultural productivity, the Indonesian Center for Agricultural Biotechnology and Genetic Resources Research and Development has conducted a variety of genomic studies using high-throughput DNA genotyping and sequencing. The large quantity of data (big data) produced by these biotechnologies require high performance data management system to store, backup, and secure data. Additionally, these genetic studies are computationally demanding, requiring high performance processors and memory for data processing and analysis. Reliable network connectivity with large bandwidth to transfer data is essential as well as database applications and statistical tools that include cleaning, quality control, querying based on specific criteria, and exporting to various formats that are important for generating high yield varieties of crops and improving future agricultural strategies. This manuscript presents a reliable, secure, and scalable information technology infrastructure tailored to Indonesian agriculture genotyping studies.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.07a
• /
• pp.9-12
• /
• 2004

In this paper, a new small sized Lateral Trench Electrode Power MOS was proposed. This new structure, called LTEMOS(Lateral Trench Electrode Power MOS), was based on the conventional lateral power MOS. But the entire electrodes of LTEMOS were placed in trench oxide. The forward blocking voltage of the proposed LTEMOS was improved by 1.5 times with that of the conventional lateral power MOS. The forward blocking voltage of LTEMOS was about 240 V. At the same size, an improvement of the forward blocking voltage of about 1.5 times relative to the conventional MOS was observed by using ISE-TCAD which was used for analyzing device's electrical characteristics. Because all of the electrodes of the proposed device were formed in each trench oxide, the electric field was crowded to trench oxide and punch-through breakdown was occurred, lately.