• Title/Summary/Keyword: Implementation Performance

Search Result 6,363, Processing Time 0.044 seconds

An Empirical Study on Effects of PMO Governance and Its Influencing Factors (PMO 수행체계 적절성의 효과와 영향 요인에 관한 실증연구)

  • Lee, Jin-Shil;Kim, Sung-Kun
    • Journal of Information Technology Applications and Management
    • /
    • v.19 no.1
    • /
    • pp.61-83
    • /
    • 2012
  • PMO has gained much interest as an approach to lowering project failure rates. PMO implementation is, however, not an easy endeavor. Many studies have reported that a significant number of PMOs were seen as contributing little to project performance. Local organizations are more likely to be exposed to the failure risk as they tend to heavily depend upon outsourced PMO services. We believe that it is essential for ordering organizations to collaborate with the PMO service firm to come up with a proper PMO governance prior to its implementation. This study is to empirically investigate the effects of PMO governance upon PMO performance and the effects of ordering organization's project readiness upon PMO governance. The study result shows that a proper organizational structure and a properly defined role and responsibility may enhance the PMO performance. And, a correct awareness about PMO and a project management capability were found to be contributing to the appropriateness of PMO governance.

Implementation of DMAC on SoC based on AMBA Platform (AMBA Platform을 기반으로 하는 SoC 상의 DMAC 설계)

  • Hwang, In-Ki;Kim, Jung-Sik
    • Proceedings of the KIEE Conference
    • /
    • 2004.11c
    • /
    • pp.417-419
    • /
    • 2004
  • Because of the demands for high performance and high integrated system, the needs for optimal platform becomes more importance. Optimal platform can handle more data effectively with same resources. AMBA(Advanced Microprocessor Bus Architecture)$^{TM}$ defines on-chip communication standard for designing high performance embedded micro-controllers. It is consisted of AHB, ASB and APB. It can support fast implementation and reliability in system that is composed with reusable IPs. DMAC is one of master in system and generate master signals of AHB to communicate data from one slave(peripheral or memory) to another slave. It can reduce burden of CPU and increase system performance. We designed DMAC based on AMBA and it supports 13 Channels. Each channel can be controlled by software program. It decides channel's priority using round-robin method. It can support P2P, P2M, M2P and P2P communication.

  • PDF

An Empirical Study on the Implementation and Performance of e-Trade of Korean Export and Import Firms through IT Acceptance Model (정보기술 수용 모델을 이용한 무역업체의 전자무역 활용 및 성과에 관한 실증 연구)

  • Son, Tae-Kyu;Hong, Sa-Neung;Kim, Young-Chun
    • International Commerce and Information Review
    • /
    • v.12 no.2
    • /
    • pp.29-57
    • /
    • 2010
  • Global e-Trade system which electronically processes all trade transactions of trading companies is an essential platform where export and import firms enhance international competitiveness. This study is to develop research models suitable for e-Trade and empirically analyze them in order to examine and verify factors affecting e-Trade system of trading companies on the basis of previously-verified studies on global e-Trade such as TAM, TOE, and Task-Technology Fit Model(TTF). Among many factors, this paper comprehensively analyzes an acceptance factor, which is one of the factors affecting the implementation and performance of e-Trade, from the technological, organizational, and environmental context. The finding from this paper will be applied to e-Trade projects carried out by the government in the future by analyzing the correlation between acceptance and performance.

  • PDF

Design and Implementation of Bi-polar Power Supplied Die-sinking Electrical Discharge Machine (양극 전원형 형조 방전 가공기 설계 및 구현)

  • Jeong, Won-Geun;Lee, Gun-Ki
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.1
    • /
    • pp.134-139
    • /
    • 2005
  • This paper works on the manufacture and performance evaluation of bi-polar power supplied diesinking electrical discharge machine. The design and implementation of diesinking electrical discharge machine consists of two parts which are a polarity voltage controller design and a servo motor controller design and they are verified and manufactured through simulation. The performance of the implemented machine and conventional one were evaluated by comparing its machining speed and roughness of machined surface. Eventually, the designed machine showed improved performance in the speed and the roughness.

Design and implementation of Performance Monitor on Highly Parallel Computer (고속 병렬 컴퓨터(SPAX)FM 위한 성능 감시기 설계 및 구현)

  • Kim, Do-Hyung;Kim, Chae-Kyu
    • The Transactions of the Korea Information Processing Society
    • /
    • v.5 no.9
    • /
    • pp.2421-2434
    • /
    • 1998
  • This paper describes the design and implementation of performance monitor which can be used at SPAX that is developed to TICOM IV. SPAX has a hierarchical structure, at which nodes which have a local memory, are connected to lnterconnect network and constructed to clusters. So, to do effectivel performance monitorng at SPAX, new monitor is designed, which can monitor the state of node, cluster, and total system of SPAX.

  • PDF

HW Matrix Multiplier Implementation & Performance Measurement for Low Earth Orbit Satellite (저궤도 위성을 위한 HW 행렬 곱셈기의 구현과 성능 측정)

  • Lee, Yunki;Kim, Jihoon
    • Journal of Satellite, Information and Communications
    • /
    • v.10 no.2
    • /
    • pp.115-120
    • /
    • 2015
  • Until now, AOCS SW has used FPU which is one of CPU resources for satellite attitude control. And most of the SW Throughput was consumed to calculate Matrix Multiply. As SW throughput margin is decreasing seriously with shorter control period and more computational burden at next satellite programs, a dedicated HW matrix multiplier is absolutely required. This paper represents results of HW implementation & performance measurement and mentions several techniques for performance improvement, further works.

An implementation and performance analysis for robot control software under real-time operating systems (실시간 운영체제를 이용한 로봇제어기 소프트웨어의 구현 및 성능 분석)

  • 손승우;이기동
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1996.10b
    • /
    • pp.375-378
    • /
    • 1996
  • Robot control software is a hard real-time system that must output the planned trajectory points within an explicit short time period. In this paper, we present a design and implementation method for robot control software using commercial real-time operating systems, RTKemel 4.5. Therefore, various robot motions, efficient user interface, and system failure check are easily implemented by using multitasking function, intertask communication mechanism, and real-time runtime libraries of RTKernel. The performance analysis of commercial real-time operating system for robot control is presented based on Timed Petri net(TPN) and we can use these results to design an optimal system.

  • PDF

Implementation of Real-Time Software GPS Receiver and Performance Analysis (실시간 소프트웨어 GPS 수신기 구현 및 성능 분석)

  • Kwag, Heui-Sam;Ko, Sun-Jun;Won, Jong-Hoon;Lee, Ja-Sung
    • Proceedings of the KIEE Conference
    • /
    • 2004.07d
    • /
    • pp.2350-2352
    • /
    • 2004
  • This paper presents the implementation-tation of the real-time software GPS Receiver based on FFT and FLL assisted PLL tracking algorithm. The FFT(fast fourier transform) based GPS si-gnal acquisition scheme provides a fast TTFF(time to first fix) performance. The tracking based on FLL assisted PLL enables tracking of GPS signal in a high dynamic environment. The designed software GPS receiver uses the indexing method for generating replica carrier to reduce computation load. The performance of the implemented GPS receiver is evaluated using high-dynamic simulated data from a simulator and real static data.

  • PDF

A design and implementation of high-performance 2D PE architecture in H.264 Motion Estimation (H.264 움직임 추정의 고속 2D PE 아키텍쳐 설계 및 구현)

  • Lee, Kyung-Ho;Kong, Jin-Hyeung
    • Proceedings of the IEEK Conference
    • /
    • 2008.06a
    • /
    • pp.405-406
    • /
    • 2008
  • This paper presents a high performance 2D PE architecture for H.264 Motion Estimation(ME). While existing 2D PE architectures reuse the overlapped data of adjacent search windows scanned in 1 or 3-way, the new architecture scan adjacent windows and multiple paths instead of single raster and zigzag scanning of adjacent windows in 4 way(up,down,left,right). By reducing the redundant access factor by 1.4, the new 4-way search window improve the memory bandwidth by 70-58% compared with 1/3-way search window. With Altera Stratix-III implementation, the high performance 2D PE architecture deals with SD ($720{\times}480$) video of 2 reference frame, $48{\times}48$ search area and $16{\times}16$ macroblock by 30fps at 97.1MHz.

  • PDF

Implementation and Performance Analysis of a Speaker Verification System (화자 확인 시스템의 설계 제작 및 성능 분석)

  • 권석규;이병기
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.30B no.3
    • /
    • pp.1-9
    • /
    • 1993
  • This paper discusses issues on the disign and implementation of real-time automatic speaker verification system, as well as the performance analysis of the implemented system. The system employs TI's TMS320C25 digital signal processor TMS320C25 and high speed SRAMs. The system is designed to be used stand-alone as well as via hand-shaking with IBM-PC. The speech parameters used for speaker verification are PARCOR and LPC-cepstrum coefficients, and the employed decision logics are those based on the generalized weighted distance comcept. The implemented system showed the performance of 5.3% error rate for the PARCOR coefficient, and 4.7% error rate for the LPG-cepstrum coefficient.

  • PDF