1 |
"LEO ACS FSW Throughput Reexamination", 2008.10.12, KARI IOC
|
2 |
이윤기, 김지훈, "Double-Precision기반의 HW Matrix곱셈기 구현에 관한 타당성 연구", 춘계 항공우주 학술대회, 2014, pp. 837-840.
|
3 |
Ju-Wook Jang, Seonil B. Choi and Viktor K. Prasanna. "Energy- and Time-Efficient Matrix Multiplication on FPGAs'' IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 11, pp. 1305-1319, 2005.
DOI
|
4 |
Shivangi Tiwari and Nitin Meena "Efficient Hardware Design for Implementation of Matrix Multiplication by using PPI-SO'' International Journal of Innovative Research in Computer and Communication Engineering, vol. 1, Issue 4, pp. 1020-1024, 2013.
|
5 |
Nirav Dave, Kermin Fleming, Myron King, Michael Pellauer, Muralidaran Vijayaraghavan. "Hardware Acceleration of Matrix Multiplication on a Xilinx FPGA'' MEMOCODE 2007. 5th IEEE/ACM International Conference. pp. 97-100
|
6 |
David Bishop,"Floating Point Package User's Guide", http://www.vhdl.org/fphdl/vhdl.html,
|
7 |
"IEEE-754 Standard", 1985, IEEE
|