• Title/Summary/Keyword: Image chip

Search Result 357, Processing Time 0.032 seconds

Texture Cache with Automatical Index Splitting Based on Texture Size (텍스처의 크기에 따라 인덱스를 자동 분할하는 텍스처 캐시)

  • Kim, Jin-Woo;Park, Young-Jin;Kim, Young-Sik;Han, Tack-Don
    • Journal of Korea Game Society
    • /
    • v.8 no.2
    • /
    • pp.57-68
    • /
    • 2008
  • Texture Mapping is a technique for adding realism to an image in 3D graphics Chip. Bilinear filtering mode of this technique needs accesses of 4 texels to process one pixel. In this paper we analyzed the access pattern of texture, and proposed the high performance texture cache which can access 4 texels simultaneously. We evaluated using simulation results of 3D game(Quake 3, Unreal Tournament 2004). Simulation results show that proposed texture cache has high performance on the case where physical size is less then or equal 8KBytes.

  • PDF

Improving data reliability on oligonucleotide microarray

  • Yoon, Yeo-In;Lee, Young-Hak;Park, Jin-Hyun
    • Proceedings of the Korean Society for Bioinformatics Conference
    • /
    • 2004.11a
    • /
    • pp.107-116
    • /
    • 2004
  • The advent of microarray technologies gives an opportunity to moni tor the expression of ten thousands of genes, simultaneously. Such microarray data can be deteriorated by experimental errors and image artifacts, which generate non-negligible outliers that are estimated by 15% of typical microarray data. Thus, it is an important issue to detect and correct the se faulty probes prior to high-level data analysis such as classification or clustering. In this paper, we propose a systematic procedure for the detection of faulty probes and its proper correction in Genechip array based on multivariate statistical approaches. Principal component analysis (PCA), one of the most widely used multivariate statistical approaches, has been applied to construct a statistical correlation model with 20 pairs of probes for each gene. And, the faulty probes are identified by inspecting the squared prediction error (SPE) of each probe from the PCA model. Then, the outlying probes are reconstructed by the iterative optimization approach minimizing SPE. We used the public data presented from the gene chip project of human fibroblast cell. Through the application study, the proposed approach showed good performance for probe correction without removing faulty probes, which may be desirable in the viewpoint of the maximum use of data information.

  • PDF

Realization of 3-D Topographic and Tomograpic Images with Ultrahigh-resolution Full-field Optical Coherence Tomography

  • Choi, Woo-June;Na, Ji-Hoon;Ryu, Seon-Young;Lee, Byeong-Ha;Ko, Dong-Seob
    • Journal of the Optical Society of Korea
    • /
    • v.11 no.1
    • /
    • pp.18-25
    • /
    • 2007
  • We present an ultrahigh-resolution full-field optical coherence tomography (FF-OCT) implemented with a white-light interference microscope and a detector array as an alternative OCT technique. The use of detector array allows the capture of two-dimensional en-face images in parallel without taking any lateral scanning process. The phase shifting interferometric technique with the sinusoidal phase modulation (SPM) is utilized to get the demodulated OCT images. The configuration of the system and the resolution of the obtained image are presented. The topographic images, taken with the implemented system, of a coin, an integrated circuit chip, and the tomographic images of an onion epithelium are demonstrated also. Axial and lateral spatial resolution of ${\sim}1.0{\mu}m$ and ${\sim}2.0{\mu}m$ are achieved with the system respectively.

Design of a Booth's Multiplier Suitable for Embedded Systems (임베디드 시스템에 적용이 용이한 Booth 알고리즘 방식의 곱셈기 설계)

  • Moon, San-Gook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2007.10a
    • /
    • pp.838-841
    • /
    • 2007
  • In this study, we implemented a $17^*17b$ binary digital multiplier using radix-4 Booth's algorithm. Two stage pipeline architecture was applied to achieve higher throughput and 4:2 adders were used for regular layout structure in the Wallace tree partition. To evaluate the circuit, several MPW chips were fabricated using Hynix 0.6-um 3M N-well CMOS technology. Also we proposed an efficient test methodology and did fault simulations. The chip contains 9115 transistors and the core area occupies about $1135^*1545$ mm2. The functional tests using ATS-2 tester showed that it can operate with 24 MHz clock at 5.0 V at room temperature.

  • PDF

An Experimental Study on the Temperature Distribution according to the Heat Sink Height of 30W LED Floodlight (30W급 LED 투광등 히트싱크 높이변화에 따른 온도분포에 관한 실험적 연구)

  • Kim, Dae-Un;Chung, Han-Shik;Jeong, Hyo-Min;Yi, Chung-Seob
    • Journal of the Korean Society of Manufacturing Process Engineers
    • /
    • v.16 no.5
    • /
    • pp.150-156
    • /
    • 2017
  • This study tests the characteristics of heat radiation by applying the pin-height variables to 30-W LED floodlights. The angle of the heat sink enables us to identify the characteristics of the heat radiation based on the temperature distribution. The results of the study are as follows. When the heat sinks are set towards the ground, the heat transfer decreases in speed only to expands the temperature distribution, which adversely affects the characteristics of heat radiation and expands the temperature distribution of PCB with the LED chip. We verify that the characteristics of heat radiation are adversely affected when the height of the cooling pin decreases and the heat radiation area decreases, which impedes the heat transfer and increases the temperature distribution on the heat sink.

Full Wave Cockroft Walton Application for Transcranial Magnetic Stimulation

  • Choi, Sun-Seob;Kim, Whi-Young
    • Journal of Magnetics
    • /
    • v.16 no.3
    • /
    • pp.246-252
    • /
    • 2011
  • A high-voltage power supply has been built for activation of the brain via stimulation using a Full Wave Cockroft-Walton Circuit (FWCW). A resonant half-bridge inverter was applied (with half plus/half minus DC voltage) through a bidirectional power transistor to a magnetic stimulation device with the capability of producing a variety of pulse forms. The energy obtained from the previous stage runs the transformer and FW-CW, and the current pulse coming from the pulse-forming circuit is transmitted to a stimulation coil device. In addition, the residual energy in each circuit will again generate stimulation pulses through the transformer. In particular, the bidirectional device modifies the control mode of the stimulation coil to which the current that exceeds the rated current is applied, consequently controlling the output voltage as a constant current mode. Since a serial resonant half-bridge has less switching loss and is able to reduce parasitic capacitance, a device, which can simultaneously change the charging voltage of the energy-storage condenser and the pulse repetition rate, could be implemented. Image processing of the brain activity was implemented using a graphical user interface (GUI) through a data mining technique (data mining) after measuring the vital signs separated from the frequencies of EEG and ECG spectra obtained from the pulse stimulation using a 90S8535 chip (AMTEL Corporation).

A study on the inspection algorithm of FIC device in chip mounter (칩 마운터에의 FIC 부품 인식에 관한 연구)

  • Lyou, Kyoung;Moon, Yun-Shik;Kim, Kyoung-Min;Park, Gwi-Tae
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.4 no.3
    • /
    • pp.384-391
    • /
    • 1998
  • When a device is mounted on the PCB, it is impossible to have zero defects due to many unpredictable problems. Among these problems, devices with bent corner leads due to mis-handling and which are not placed at a given point measured along the axis are principal problem in SMT(Surface Mounting Technology). It is obvious that given the complexity of the inspection task, the efficiency of a human inspection is questionable. Thus, new technologies for inspection of SMD(Surface Mounting Device) should be explored. An example of such technologies is the Automated Visual Inspection(AVI), wherein the vision system plays a key role to correct this problem. In implementing vision system, high-speed and high-precision are indispensable for practical purposes. In this paper, a new algorithm based on the Radon transform which uses a projection technique to inspect the FIC(Flat Integrated Circuit) device is proposed. The proposed algorithm is compared with other algorithms by measuring the position error(center and angle) and the processing time for the device image, characterized by line scan camera.

  • PDF

The Design of Video Compression Browsing for Low Capacity and High Quality (저용량, 고화질 비디오 압축 브라우징에 대한 설계)

  • 강진석;김무영;김장형
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 1999.11a
    • /
    • pp.193-198
    • /
    • 1999
  • In the 21th century, everyone feels that the multimedia system is close at hand in real life due to the rapid advance of the computer processing ability and high speed and high guality of communication services. Also the limited frequencies resource will be optimized due to rapid advances in digital video technology which is believed superior to analogue technology in information engineering. MEPG-2 has been introduced for broadcasting use such as digital TV Thus it features the high-definition and hyper-low bit rate. But, because of much throughput it has been implemented by high-priced private ASIC chip and is not in general use yet. But in this research, noticing the rapid enhancement of PC processor performance comparing with the price. MPEG-2 was developed by real time software MPEG-2 had been known impossible to implement with S/W, but the research proved the possibility of the S/W implementation and below are the pictures also in the research was improved 'Motion Vector and Compensation' Algorithm which requires the most operations and UT was made possible real time process. Multimedia Info Society has settled and accompanied by the rapid advance of image-processing technology and lots of standards.

  • PDF

A Digital Low-pass Filter appliable for Bluetooth Baseband (블루투스 베이스밴드에 적용 가능한 디지털 로우패스 필터)

  • Moon, Sang-ook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.2
    • /
    • pp.1000-1002
    • /
    • 2005
  • In the Bluetooth piconet in which up to 7 slave devices can be connected simultaneously at one network instance, the wireless data expected to be sent over to the RF interface should be sliced by the unit of 1 micrometer, which is a requirement in the specification of the Bluetooth version 1.1. In this contribution, we have designed a digital low-pass filter which is able to slice the unstable analog signal fed from the RF interface to the Baseband, by the uniform unit of 1 micrometer, and is also capable of removing the possible noise which can be caused by the analog circuit system. The low-pass filter operated well in the various modes of the Bluetooth RF embedded Baseband chip such as sleep mode, normal mode, and high-speed mode at 12MHz, 24MHz, and 48MHz respectively.

  • PDF

A 0.13-μm CMOS RF Front-End Transmitter For LTE-Advanced Systems (LTE-Advanced 표준을 지원하는 0.13-μm CMOS RF Front-end transmitter 설계)

  • Kim, Jong-Myeong;Kim, Chang-Wan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.5
    • /
    • pp.1009-1014
    • /
    • 2012
  • This paper has proposed a 2,500 MHz ~ 2,570 MHz 0.13-${\mu}m$ CMOS RF front-end transmitter for LTE-Advanced systems. The proposed RF front-end transmitter is composed of a quadrature up-conversion mixer and a driver amplifier. The measurement results show the maximum output power level is +6 dBm and the suppression ratio for the image sideband and LO leakage are better than -40 dBc respectively. The fabricated chip consumes 36 mA from a 1.2 V supply voltage.