• 제목/요약/키워드: Hot-Carrier

검색결과 285건 처리시간 0.03초

Hot-Carrier로 인한 PMOSFET의 소자 수명시간 예측 모델링 II (A Lifetime Prediction Modeling for PMOSFET Degraded by Hot-Carrier (II))

  • 정우표;류동렬;양광선;박종태;김봉렬
    • 전자공학회논문지A
    • /
    • 제30A권9호
    • /
    • pp.30-37
    • /
    • 1993
  • In this paper, we present a simple and general lifetime prediction model for PMOSFET by using the correlation between transconductance degradation and gate current influence to solve a problem that that I$_{b}$ is dependent on drain structure. The suggested model is applied to a different channel, drain structured PMOSFET. For all PMOSFETs, dg$_{m}$/g$_{m}$ of PMOSFET appears with one straight line about Q$_{g}$, therefore, this model using I$_{g}$ is consistent with experiment result independently of channel, drain structure. It is, therefore, proposed that a model using I$_{g}$ has a general applicability for PMOSFET's.

  • PDF

표면 채널 모스 소자에서 유효 이동도의 열화 (The Degradations of Effective Mobility in Surface Channel MOS Devices)

  • 이용재;배지칠
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 1996년도 춘계학술대회 논문집
    • /
    • pp.51-54
    • /
    • 1996
  • This paper reports the studies of the inversion layer mobility in p-channel Si MOSFET's under hot-carrier degradated condition. The validity of relationship of hot carrier degradations between the surface effective mobility and field effect mobility and are examined. The effective mobility(${\mu}$$\_$eff/) is derived from the channel conductances, while the field-effect mobility(${\mu}$$\_$FE/) is obtained from the transconductance. The characteristics of mobility curves can be divided into the 3 parts of curves. It was reported that the mobility degradation is due to phonon scattering, coulombic scattering and surface roughness. We are measured the mobility slope in curves with DC-stress [V$\_$g/=-3.1v]. It was found that the mobility(${\mu}$$\_$eff/ and ${\mu}$$\_$FE/) of p-MOSFET's was increased by increasing stress time and decreasing channel length. Because of the increasing stress time and increasing V$\_$g/ is changed oxide reliability and increased vertical field.

  • PDF

재산화된 질화 산화막을 게이트 절연막으로 사용한 MOSFET의 특성 (The Characteristics of MOSFET with Reoxidized Nitrided Oxide Gate Dielectrics)

  • 양광선;박훈수;김봉렬
    • 전자공학회논문지A
    • /
    • 제28A권9호
    • /
    • pp.736-742
    • /
    • 1991
  • N$^{+}$poly gate NMOSFETs and p$^{+}$ poly gate (surface type) PMOSFETs with three different gate oxides(SiO2, NO, and ONO) were fabricated. The rapid thermal nitridation and reoxidation techniques have been applied to gate oxide formation. The current drivability of the ONO NMOSFET shows larger values than that of the SiO2 NMOSFET. The snap-back occurs at a lower drain voltage for SiO$_2$ cases for ONO NMOSFET. Under the maximum substrate current bias conditions, hot-carrier effects inducting threshold voltage shift and transconductance degradation were investigated. The results indicate that ONO films exhibit less degradation in terms of threshold voltage shift. It was confirmed that the ONO samples achieve good improvement of hot-carrier immunity. In a SiO$_2$ SC-PMOSFET, with significant boron penetration, it becomes a depletion type (normally-on). But ONO films show excellent impurity barrier properties to boron penetration from the gate.

  • PDF

Experimental Study for Gate Trap and Generation Current using DCIV Method

  • Kim, Young Kwon;Lee, Dong Bin;Choi, Won Hyeok;Park, Taesik;Lee, Myoung Jin
    • KEPCO Journal on Electric Power and Energy
    • /
    • 제2권2호
    • /
    • pp.223-225
    • /
    • 2016
  • The newly proposed analysis method using a direct-current current-voltage (DCIV) simulation is introduced for investigating leakage current composing MOS transistor. From comparing the density and location of traps using DCIV method and investigating the leakage current of gate channel transistor, we proposed the graphical analysis method to correlate the DCIV current and leakage mechanism by the traps. And, our graphical method intuitively explains that leakage current in MOS transistor is well correlated with the DCIV current of the MOS transistor arrays due to two kinds of traps created by Fowler-Nordheim (F-N) stress and Hot carrier stress, respectively.

GaAs SBGFET의 잡음동작에 관한 연구 (Study on Noise Behavior of GaAs SBGFET)

  • 박한규
    • 대한전자공학회논문지
    • /
    • 제14권3호
    • /
    • pp.6-11
    • /
    • 1977
  • GaAs Schottky Barrier Gate 전계효과트랜지스터의 잡음동작을 잡음등가회로를 사용하여 연구하였으며, 부가구인 잡음근원은 pinch-off영역에서 GaAs FET bias에 의하여 구현되었다. 이것이 바로 intervalley 산란잡음과 hot electron에 의한 잡음이었다. 본 논문의 잡음등가회로에서는 carrier의 포화속도와 기생저항의 영향을 고려한 parameter를 정하였다.

  • PDF

P-채널 다결정 실리콘 박막 트랜지스터의 Alternate Bias 스트레스 효과 (Effect of Alternate Bias Stress on p-channel poly-Si TFT`s)

  • 김영호;조봉희;강동헌;길상근;임석범;임동준
    • 한국전기전자재료학회논문지
    • /
    • 제14권11호
    • /
    • pp.869-873
    • /
    • 2001
  • The effects of alternate bias stress on p-channel poly-Si TFT\`s has been systematically investigated. We alternately applied positive and negative bias stress on p-channel poly-Si TFT\`s, device Performance(V$\_$th/, g$\_$m/, leakage current, S-slope) are alternately appeared to be increasing and decreasing. It has been shown that device performance degrade under the negative bias stress while improve under the positive bias stress. This effects have been related to the hot carrier injection into the gate oxide rather than the generation of defect states within the poly-Si/SiO$_2$ interface under alternate bias stress.

  • PDF

양 방향 Hot Carrier 스트레스에 의한 PMOSFET 노쇠화 (PMOSFET degradation due to bidirectional hot carrier stress)

  • 김용택;김덕기;유종근;박종태;박병국;이종덕
    • 전자공학회논문지A
    • /
    • 제32A권6호
    • /
    • pp.59-66
    • /
    • 1995
  • The hot electron induced effective channel length modulation (${\Delta}L_{H}$) and HEIP characteristics in PMOSFET's after bidirectional stress are presented. Trapped electron charges in gate oxide and lateral field are calculated from the gate current model, and ${\Delta}L_{H}$(${\Delta}L_{HD},\;{\Delta}L_{HS}$) is calculated using trapped electron charges and lateral field. It has been found that ${\Delta}I_{d}$and ${\Delta}L_{H}$ are more affected by the stress order (Forward-Reverse of Reverse or Reverse-Forward) than the stress direction, and they vary logarithmically with the stress time. In contrast, ${\Delta}V_{t}$ and ${\Delta}V_{pt}$ are more affected by the stress direction thatn the stress order. The correlation between ${\Delta}V_{pt}$ and the stress time can be explanined as the following polynomial functin: ${\Delta}V_{pt}$=AT$^{n}$. It has also been shown that PMOSFET degradation is related with the gate current and the effects of ${\Delta}V_{pt}$ is the most significant.

  • PDF

DOPING EFFICIENCIES OF OXYGEN VACANCY AND SN DONOR FOR ITO AND InO THIN FILMS

  • Chihara, Koji;Honda, Shin-ichi;Watamori, Michio;Oura, Kenjiro
    • 한국표면공학회지
    • /
    • 제29권6호
    • /
    • pp.876-879
    • /
    • 1996
  • The effect of oxygen vacancy and Sn donor on carrier density for Indium Tin oxide (ITO) and Indium oxide (InO) films has been investigated. Hot-cathode Penning discharge sputtering (HC-PDS) in the mixed gasses of argon and oxygen was applied to fabricate the ITO and InO films. Density of oxygen vacancy was estimated using a high-energy ion beam technique. The electrical properties of the films such as resistivity, carrier density and mobility were estimated by Van der Pauw method. The doping efficiency of oxygen vacancy could be obtained from the relationship between oxygen vacancy and carrier density. The doping efficiency of oxygen vacancy for ITO films resulted in a quite small value. Comparing the doping efficiencies of ITO and InO films, the effect of Sn donor on carrier density was also discussed.

  • PDF

Monte Carlo simulation에 의한 nMOSFET의 hot electron 현상해석 (Analysis of Hot Electrons in nMOSFET by Monte Carlo Simulation)

  • 민병혁;한민구
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1987년도 정기총회 및 창립40주년기념 학술대회 학회본부
    • /
    • pp.193-196
    • /
    • 1987
  • We reported that hot electron phenomena in submicron nMOSFET by Monte Carlo method. In order to predict the influence of the hot electron effects on the device reliability, either simple analytical model or a complete two dimensional numerical simulation has been adopted. Results of numerical simulation, based on the static mobility model, may be inaccurate when gate length of MOSFET is scaled down to less than 1um. Most of device simulation packages utilize the static nobility model. Monte Carlo method based on stochastic analysis of carrier movement may be a powerful tool to characterize hot electrons. In this work, energy and velocity distribution of carriers were obtained to predict the relative degree of short channel effects for different device parameters. Our analysis shows a few interesting results when $V_{ds}$ is 5 volt, average electron energy does not increase with gate bias as evidenced by substrate current.

  • PDF

DC 및 AC 스트레스에서 Lateral DMOS 트랜지스터의 소자열화 (Hot-Carrier-Induced Degradation of Lateral DMOS Transistors under DC and AC Stress)

  • 이인경;윤세레나;유종근;박종태
    • 대한전자공학회논문지SD
    • /
    • 제44권2호
    • /
    • pp.13-18
    • /
    • 2007
  • 본 연구에서는 Lateral DMOS 소자열화 메카니즘이 게이트 산화층의 두께에 따라 다른 것을 측정을 통하여 알 수 있었다. 얇은 산화층 소자는 채널에 생성되는 계면상태와 drift 영역에 포획되는 홀에 의하여 소자가 열화 되고 두꺼운 산화층 소자에서는 채널 영역의 계면상태 생성에 의해서 소자가 열화 되는 것으로 알 수 있었다. 그리고 소자 시뮬레이션을 통하여 다른 열화 메카니즘을 입증할 수 있었다. DC 스트레스에서의 소자 열화와 AC 스트레스에서 소자열화의 비교로부터 AC스트레스에서 소자열화가 적게 되었으며 게이트 펄스의 주파수가 증가할수록 소자열화가 심함을 알 수 있었다. 그 결과로부터 RF LDMOS 에서는 소자열화가 소자설계 및 회로설계에 중요한 변수로 작용할 수 있음을 알 수 있었다.