• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 1997년도 추계학술대회 논문집
• /
• pp.64-68
• /
• 1997

In this paper, a controller for the linear motor with high speed and stiffness is implemented using SERCOS interface which is a real time communication protocol between the numerical controller(NC) and the motor driver. The proposed controller is mainly composed of current, speed, and position controller, which are designed using the 32-bit DSP(TMS320C31), a high-integrated logic device (EPM7128), and Intelligent Power Module(IPM) to enhance reliability and compactness of the system. The experimental results show the effective performance of the proposed controller for he linear motor with high speed and stiffness.

• 대한전기학회논문지:전력기술부문A
• /
• 제48권12호
• /
• pp.1554-1563
• /
• 1999

This paper presents the design of high speed processor for a sequence logic control using field programmable gate array(FPGA). The sequence logic controller is widely used for automating a variety of industrial plants. The FPGA designed by VHDL consists of program and data memory interface block, input and output block, instruction fetch and decoder block, register and ALU block, program counter block, debug control block respectively. Dedicated clock inputs in the FPGA were used for high speed execution, and also the program memory was separated from the data memory for high speed execution of the sequence instructions at 40 MHz clock. Therefore it was possible that sequence instructions could be operated at the same time during the instruction fetch cycle. In order to reduce the instruction decoding time and the interface time of the data memory interface, an instruction code size was implemented by 16 bits or 32 bits respectively. And the real time debug operation was implemented for easy debugging the designed processor. This FPGA was synthesized by pASIC 2 SpDE and Synplify-Lite synthesis tool of Quick Logic company. The final simulation for worst cases was successfully performed under a Verilog HDL simulation environment. And the FPGA programmed for an 84 pin PLCC package was applied to sequence control system with inputs and outputs of 256 points. The designed processor for the sequence logic was compared with the control system using the DSP(TM320C32-40MHz) and conventional PLC system. The designed processor for the sequence logic showed good performance.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제14권4호
• /
• pp.463-470
• /
• 2014

A Verilog model is proposed for transmission lines to perform the all-Verilog simulation of high-speed chip-to-chip interface system, which reduces the simulation time by around 770 times compared to the mixed-mode simulation. The single-pulse response of transmission line in SPICE model is converted into that in Verilog model by converting the full-scale analog signal into an 11-bit digital code after uniform time sampling. The receiver waveform of transmission line is calculated by adding or subtracting the single-pulse response in Verilog model depending on the transmitting digital code values with appropriate time delay. The application of this work to a USB 2.0 high-speed PHY interface reduces the simulation time to less than three minutes with error less than 5% while the mixed-mode simulation takes more than two days for the same circuit.

• 방송공학회논문지
• /
• 제19권5호
• /
• pp.726-735
• /
• 2014

최근 초고화질(UHD) 영상시스템의 출현으로 인해 고해상도, 대용량의 4K-UHD급 LCD TV 신호 전송은 높은 해상도와 데이터 확장에 따른 케이블 및 커넥터 수의 증가로 서로 다른 케이블 간의 EMI, 스큐(Skew) 문제로 시스템 구현에 한계가 있다. 차세대 V-by-One HS 인터페이스는 초고해상도 영상처리 IC 및 TCON 간의 새로운 인터페이스 기술로써 600Mbps에서 3.75Gbps의 다양한 데이터 속도로 효율적인 전송이 가능하여 한계를 극복할 수 있다. 본 논문에서는 V-by-One HS IBIS(Input/Output Buffer Information Specification) 모델 시뮬레이션을 통하여 주파수 공진모드의 전압 분포와 PCB 설계 방법을 제안하고 고속영상 신호에 대한 신호 무결성의 검증 방법을 제안하였다.

• 한국철도학회:학술대회논문집
• /
• 한국철도학회 2011년도 춘계학술대회 논문집
• /
• pp.1182-1188
• /
• 2011

By storing various train information in running high speed train, we can analyze the cause of train accident efficiently. we have developed the smart and high available control method to control and manage the hardware modules. The hardware modules for event recorder consist CPU, Digital Input and Output, Pulse Input, Communication, Control Panel and Crash Protected Memory. The real time operation system is used to totally control and manage the various hardware modules. The main function of control method is collection of train information, calculation of train speed, interface with other on-board control system, storing and retrieving train information, and communication with Control Panel. In Control Panel, it displays the current train speed and the status of event recorder effectively. Also user interface is provided in Control Panel.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 2006년도 춘계종합학술대회
• /
• pp.522-525
• /
• 2006

최근 모바일 기기들은 3D 게임, 무선 인터넷, 동영상, DMB, GPS, PMP 등의 기능을 추가하고 있으며 이들을 제대로 지원하기 위해 디스플레이의 크기도 점차 커지고 있다. 이에 따라 프로세서에서 디스플레이 장치로의 더 빠른 전송 속도에 대한 요구도 커지고 있으나 기존의 병렬 방식의 인터페이스로는 그 한계에 이르렀다. 이러한 한계를 극복하기 위해 최근에 고속 직렬 방식의 인터페이스가 대두되고 있다. 직렬 방식의 장점은 높은 대역폭과 더불어 적은 신호선 수, 저전력 특성, 전자파 장애의 최소화라는 특징을 지닌다. 본 논문에서는 고속 직렬 방식의 물리적 계층으로 LVDS(Low-Voltage Differential Signaling)를 응용하고 링크 계층으로 패킷 방식을 사용하는 인터페이스를 구현하여 이를 디스플레이 장치에 적용한다. 구현된 직렬 인터페이스는 충분한 전송 대역폭과 함께 대폭 감소된 신호선 개수라는 특징을 갖는다.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2001년도 하계종합학술대회 논문집(2)
• /
• pp.349-352
• /
• 2001

As microprocessor and SOC (System On a Chip) performance moves into the GHz speed, the high-speed asynchronous design is becoming challenge due to the disadvantageous power and speed aspects in synchronous designs. The next generation on-chip systems will consist of multiple independently synchronous modules and asynchronous modules for higher performance, so the interface module for data transfer between multiple clocked IPs is designed with Xilinx FPGA and simulated with RISC microprocessor.

• 한국초전도저온공학회:학술대회논문집
• /
• 한국초전도저온공학회 2002년도 학술대회 논문집
• /
• pp.27-30
• /
• 2002

The particle velocity in superfluid helium (He II) induced by a gas dynamic shock wave impingement onto He II free surface were studied experimentally by using Schlieren visualization method with an ultra-high speed video camera. It is found form visualization results that a dark zone in the immediate vicinity of the vapor-He II interface region is formed because of the high compressibility of He II and is developed toward bulk He II with the flowing-down speed of the vapor-He II interface. The mass velocity behind a transmitted compression shock wave that is equal to the contraction speed of He II amounts to 10 m/sec, the Reynolds number of which reaches $10^{7}$. This fact suggests that the superfluid shock tube facility can be applied to an experimental facility for high Reynols number flow as an alternative to the superfluid wind tunnel.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2009년도 제38회 동계학술대회 초록집
• /
• pp.392-392
• /
• 2010

In this study, high-speed chemical dry thinning process of Si wafer and evolution of surface roughness were investigated. Direct injection of NO gas into the reactor during the supply of F radicals from $NF_3$ remote plasmas was very effective in increasing the Si thinning rate due to the NO-induced enhancement of surface reaction but thinned Si surface became roughened significantly. Addition of Ar gas, together with NO gas, decreased root mean square (RMS) surface roughness of thinned Si wafer significantly. The process regime for the thinning rate enhancement with reduced surface roughness was extended at higher Ar gas flow rate. Si wafer thinning rate as high as $22.8\;{\mu}m/min$ and root-mean-squared (RMS) surface roughness as small as 0.75 nm could be obtained. It is expected that high-speed chemical dry thinning process has possibility of application to ultra-thin Si wafer thinning with no mechanical damage.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 1993년도 한국자동제어학술회의논문집(국내학술편); Seoul National University, Seoul; 20-22 Oct. 1993
• /
• pp.392-397
• /
• 1993

Generally machine tools can be divided into three components : NC Controller, the electrical drives and the mechanical transmission elements. For high speed, high precision machining, high performance control of servo system must be accommodated and one must carefully define the interface among three components. In this paper, we suggest a way to assist future development of CNC controller by investigating the characteristics resulting from different interface between CNC controller and servo system.