• Title/Summary/Keyword: Hardware sharing

Search Result 171, Processing Time 0.024 seconds

An Unified Security Processor Implementation of Block Ciphers and Hash Function (블록암호와 해시함수의 통합 보안 프로세서 구현)

  • Kim, Ki-Bbeum;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2017.10a
    • /
    • pp.250-252
    • /
    • 2017
  • 블록암호 국제표준 AES(Advanced Encryption Standard), 국내표준 ARIA(Academy, Research Institute, Agency) 및 국제표준 해시함수 Whirlpool을 통합 하드웨어로 구현하였다. ARIA 블록암호와 Whirlpool 해시함수는 AES와 유사한 구조를 가지며, 본 논문에서는 저면적 구현을 위해서 하드웨어 자원을 공유하여 설계하였다. Verilog-HDL로 설계된 ARIA-AES-Whirlpool 통합 보안 프로세서를 Virtex5 FPGA로 구현하여 정상 동작함을 확인하였고, $0.18{\mu}m$ 공정의 CMOS 셀 라이브러리로 합성한 결과 20 MHz의 동작 주파수에서 71,872 GE로 구현되었다.

  • PDF

Embedded Operating System using the Single Address Space(SAS) Architecture (Single Address Space(SAS) Architecture를 이용한 Embedded Operating System)

  • An, Gwang-Hyeok
    • Proceedings of the KIEE Conference
    • /
    • 2003.11c
    • /
    • pp.608-611
    • /
    • 2003
  • A large part of the embedded system, compared with the PC, have low performance CPU and small memory. So the embedded operating system fits the condition of that hardware system. A Single Address Space (SAS) OS has the operating system and all applications in the single address space. The SAS architecture enhances sharing and co-operation, because addresses have a unique interpretation. Thus, pointer-based date structures can be directly communicated and shared between programs at any time, and can be stored directly on storage. The key point of the SAS OS on the embedded system is the low overhead inter-action between programs in process and usage. So SAS OS can be ported on the low performance CPU. In this paper, we design the SAS OS (named emNOS, Embedded Network Operating System) on the ARMTTDMI processor. Finally we show the benefits of the SAS OS on the embedded system.

  • PDF

Design of Format Converter for Pixel-Parallel Image Processing (화소-병렬 영상처리를 위한 포맷 변환기 설계)

  • 김현기;이천희
    • Journal of the Korea Society for Simulation
    • /
    • v.10 no.3
    • /
    • pp.59-70
    • /
    • 2001
  • Typical low-level image processing tasks require thousands of operations per pixel for each input image. Traditional general-purpose computers are not capable of performing such tasks in real time. Yet important features of traditional computers are not exploited by low-level image processing tasks. Since storage requirements are limited to a small number of low-precision integer values per pixel, large hierarchical memory systems are not necessary. The mismatch between the demands of low-level image processing tasks and the characteristics of conventional computers motivates investigation of alternative architectures. The structure of the tasks suggests employing an array of processing elements, one per pixel, sharing instructions issued by a single controller. In this paper we implemented various image processing filtering using the format converter. Also, we realized from conventional gray image process to color image process. This design method is based on realized the large processor-per-pixel array by integrated circuit technology This format converter design has control path implementation efficiently, and can be utilize the high technology without complicated controller hardware.

  • PDF

A Design of Small Drone with Open Source Frame and Software (오픈 소스를 활용한 소형 드론 설계와 제작에 대한 연구)

  • Lee, Jun Ha
    • Journal of the Semiconductor & Display Technology
    • /
    • v.18 no.2
    • /
    • pp.78-81
    • /
    • 2019
  • In this study, we will analyze the design, development and application of these small drones using open source. These drones are used in flight exercises, aerial photography, and coding education. In the era of the fourth industrial revolution, such as the development of sensor technology, expansion of open source sharing, and application of artificial intelligence, Is expected to be able to demonstrate convergence. In this paper, we have studied the design and fabrication of small drones using open source. In the case of drones, various functions and differentiated materials are required depending on the application, and the future development of the unmanned mobile object, namely the drone, in which the creativity and the technology are combined with each other continues to be enhanced by the improvement of autonomy and artificial intelligence. Software-based architecture-based technologies have been developed in collaboration with embedded SWs that combine sensors, motors, and control systems. In hardware, it is customary to use a combination of materials and design to increase the freedom of design. It will be made in a free structure.

Design of an Compound Environment Sensing Platform for Sharing Environment Information between Smart Devices (스마트 기기 간의 정보 공유를 위한 복합 환경센서 플랫폼 설계)

  • Song, Byoung-chul;Lim, Seung-ok;Seo, Jeongwook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2014.10a
    • /
    • pp.543-544
    • /
    • 2014
  • In this paper, we present the design of a compound sensing platform to share environment information with other smart devices such as a gateway, a phone, a pad, etc. The proposed compound sensing platform is designed as a single-board hardware to support air temperature and humidity, soil temperature and humidity, solar visible radiation, etc. It sends the measured information to a smart gateway which shares the information with smart phones and pads by Twitter.

  • PDF

An Efficient Implementation of ARIA-AES Block Cipher (ARIA-AES 블록암호의 효율적인 구현)

  • Kim, Ki-Bbeum;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2016.10a
    • /
    • pp.155-157
    • /
    • 2016
  • 한국 표준 블록암호 알고리듬 ARIA(Academy, Research Institute, Agency)와 미국 표준인 AES(Advanced Encryption Standard) 알고리듬은 128-비트 블록 길이를 지원하고 SPN(substitution permutation network) 구조를 특징으로 가져 서로 유사한 형태를 지닌다. 본 논문에서는 ARIA와 AES를 선택적으로 수행하는 ARIA-AES 통합 프로세서를 효율적으로 구현하였다. Verilog HDL로 설계된 ARIA-AES 통합 프로세서를 Virtex5 FPGA로 구현하여 정상 동작함을 확인하였고, $0.18{\mu}m$ 공정의 CMOS 셀 라이브러리로 100KHz의 동작주파수에서 합성한 결과 39,498 GE로 구현되었다.

  • PDF

Cloud-IP based Broadcasting Media Production Technology (클라우드-IP 기반의 방송 미디어 제작 기술 동향)

  • H.J., Oh;J.Y., Lee;S.C., Kim;D.J., Choi
    • Electronics and Telecommunications Trends
    • /
    • v.37 no.6
    • /
    • pp.64-73
    • /
    • 2022
  • This document describes the technologies related to internet protocol (IP)-based media production systems. As high-capacity, high-quality data transmission increases, broadcast production platforms are shifting to IP. The IP-based production system uses the network by sharing resources and is easy to control centrally. It also facilitates software-based cloud production. A cloud IP-based media production platform can work regardless of dedicated hardware and can easily collaborate. Associations and industrial groups have created common standards related to production, and manufacturers are developing solutions with their technologies based on their product competitiveness. This study investigates the open standard technologies used for IP-based media production and technology trends in the ProAV industry and describes the production in the cloud environment and cloud AI-based production technology trends.

Research on the Application of Gamification in Fitness App Based on Kano Model

  • Jing Ren;Chang-wook Lee
    • International Journal of Internet, Broadcasting and Communication
    • /
    • v.16 no.2
    • /
    • pp.136-148
    • /
    • 2024
  • In recent years, public attention to health and wellness issues has increased. The integration of smart fitness hardware and innovative technologies have made the development of smart fitness a trend. The number of fitness applications in the market has surged, and demand for an optimal experience is increasingly high. This study selects Sweatcoin, Home Workout, Six Pack in 30 Days, and Fitness Coach & Diet as research subjects from the top ten global mobile health and fitness apps in 2022 based on download rankings. The research is based on eight gamification elements: motivation, challenge, achievement, relationships, sharing, reward, level, and competition, identified through preliminary studies. We distributed a total of 166 questionnaires to users and collected 163 valid responses for data analysis. The Kano Model was used to study the desires of fitness enthusiasts using fitness apps. To reduce the limitations of the research results, the Better-Worse Method was employed for satisfaction index analysis. Based on the final analysis, we propose suggestions for improvement for the four fitness apps to better meet user needs and create a more attractive and efficient application experience.

Acoustic Event Detection and Matlab/Simulink Interoperation for Individualized Things-Human Interaction (사물-사람 간 개인화된 상호작용을 위한 음향신호 이벤트 감지 및 Matlab/Simulink 연동환경)

  • Lee, Sanghyun;Kim, Tag Gon;Cho, Jeonghun;Park, Daejin
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.10 no.4
    • /
    • pp.189-198
    • /
    • 2015
  • Most IoT-related approaches have tried to establish the relation by connecting the network between things. The proposed research will present how the pervasive interaction of eco-system formed by touching the objects between humans and things can be recognized on purpose. By collecting and sharing the detected patterns among all kinds of things, we can construct the environment which enables individualized interactions of different objects. To perform the aforementioned, we are going to utilize technical procedures such as event-driven signal processing, pattern matching for signal recognition, and hardware in the loop simulation. We will also aim to implement the prototype of sensor processor based on Arduino MCU, which can be integrated with system using Arduino-Matlab/Simulink hybrid-interoperation environment. In the experiment, we use piezo transducer to detect the vibration or vibrates the surface using acoustic wave, which has specific frequency spectrum and individualized signal shape in terms of time axis. The signal distortion in time and frequency domain is recorded into memory tracer within sensor processor to extract the meaningful pattern by comparing the stored with lookup table(LUT). In this paper, we will contribute the initial prototypes for the acoustic touch processor by using off-the-shelf MCU and the integrated framework based on Matlab/Simulink model to provide the individualization of the touch-sensing for the user on purpose.

Low-power Structure for H.264 Deblocking Filter (H.264용 디블로킹 필터의 저전력 구조)

  • Jang Young-Beom;Oh Se-Man;Park Jin-Su;Han Kyu-Hoon;Kim Soo-Hong
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.43 no.3 s.309
    • /
    • pp.92-99
    • /
    • 2006
  • In this paper, a low-power deblocking filter structure for H.264 video coding algorithm is proposed. By sharing addition hardware for common filter coefficients, we have designed an efficient deblocking filter structure. Proposed deblocking filter utilizes MUX and DEMUX circuits for input data sharing and shows 44.2% reduction for add operation. In the HDL coding simulation and FPGA implementation, we achieved 19.5% and 19.4% gate count reduction, respectively, comparison with the conventional deblocking filter structure. Due to its efficient processing scheme, the proposed structure can be widely used in H.264 encoding and decoding SoC.