Design of Format Converter for Pixel-Parallel Image Processing

화소-병렬 영상처리를 위한 포맷 변환기 설계

  • Published : 2001.09.01

Abstract

Typical low-level image processing tasks require thousands of operations per pixel for each input image. Traditional general-purpose computers are not capable of performing such tasks in real time. Yet important features of traditional computers are not exploited by low-level image processing tasks. Since storage requirements are limited to a small number of low-precision integer values per pixel, large hierarchical memory systems are not necessary. The mismatch between the demands of low-level image processing tasks and the characteristics of conventional computers motivates investigation of alternative architectures. The structure of the tasks suggests employing an array of processing elements, one per pixel, sharing instructions issued by a single controller. In this paper we implemented various image processing filtering using the format converter. Also, we realized from conventional gray image process to color image process. This design method is based on realized the large processor-per-pixel array by integrated circuit technology This format converter design has control path implementation efficiently, and can be utilize the high technology without complicated controller hardware.

Keywords

References

  1. IEEE Trans. on VLSI systems System Design for Pixel-parallel Image Processing Jeffery C. Gealow;Frederick p. Herrmann;Lawrence T. Hsu;Charles G. Sodini
  2. Symp, VLSI Circuits : Dig. Tech. Papers A 256-element Assiciative Parallel Processing F. P. Herrmann;C. G. Sodini
  3. IEEE Micro v.12 no.3 A Dynamic Associative Processor for Machine Vision Applications F. P. Herrmann;C. G. Sodini
  4. 한국정보처리학회논문지 v.7 no.6 실시간 처리를 위한 콘크리트 조정기법 조화현;최절호;권병헌;최명렬
  5. Proc. of the IEEE v.81 no.7 Architecture of Field-Programmable gate Arrays Jonatnan Rose;Abbas EI Gamal;Alberto Sangiovanni-Vincentelli
  6. The Programmable Logic Data Book Xilinx
  7. Programmable Array Mix FPGA and ASIC Blocks D. Bursky
  8. Field Programmable Gate Arrays - a Cheaper Way of Customizing Product Prototypes Dinesh Bhatia