• 제목/요약/키워드: Hardware architecture

검색결과 1,331건 처리시간 0.036초

수정된 하니발 구조를 이용한 신경회로망의 하드웨어 구현 (A hardware implementation of neural network with modified HANNIBAL architecture)

  • 이범엽;정덕진
    • 대한전기학회논문지
    • /
    • 제45권3호
    • /
    • pp.444-450
    • /
    • 1996
  • A digital hardware architecture for artificial neural network with learning capability is described in this paper. It is a modified hardware architecture known as HANNIBAL(Hardware Architecture for Neural Networks Implementing Back propagation Algorithm Learning). For implementing an efficient neural network hardware, we analyzed various type of multiplier which is major function block of neuro-processor cell. With this result, we design a efficient digital neural network hardware using serial/parallel multiplier, and test the operation. We also analyze the hardware efficiency with logic level simulation. (author). refs., figs., tabs.

  • PDF

Hardware architecture of a wavelet based multiple line addressing driving system for passive matrix displays

  • Lam, San;Smet, Herbert De
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2007년도 7th International Meeting on Information Display 제7권1호
    • /
    • pp.802-805
    • /
    • 2007
  • A hardware architecture is presented of a wavelet based multiple line addressing driving scheme for passive matrix displays using the FPGA (Field Programmable Gate Arrays), which will be integrated in the scalable video coding $architecture^{[1]}$. The incoming compressed video data stream will then directly be transformed to the required column voltages by the hardware architecture without the need of employing the video decompression.

  • PDF

결함허용 시스템의 하드웨어 여분구조에 대한 연구 (A study on Hardware Redundancy Architecture of Fault-Tolerant System)

  • 신덕호;이종우;이재호;이기서
    • 한국철도학회:학술대회논문집
    • /
    • 한국철도학회 2003년도 춘계학술대회 논문집
    • /
    • pp.450-455
    • /
    • 2003
  • This paper is to discuss the hardware redundancy architecture of fault-tolerance system with using redundancy. Each architecture will be studied to implement fault-tolerance in classifying hardware redundancy architecture as passive, active and hybrid hardware redundancy. Therefore Fault-Masking and Fault-Detecting Techniques in each redundancy architecture is studied.

  • PDF

An Efficient Hardware Architecture of Coordinate Transformation for Panorama Unrolling of Catadioptric Omnidirectional Images

  • Lee, Seung-Ho
    • 전기전자학회논문지
    • /
    • 제15권1호
    • /
    • pp.10-14
    • /
    • 2011
  • In this paper, we present an efficient hardware architecture of unrolling image mapper of catadioptric omnidirectional imaging systems. The catadioptric omnidirectional imaging systems generate images of 360 degrees of view and need to be transformed into panorama images in rectangular coordinate. In most application, it has to perform the panorama unrolling in real-time and at low-cost, especially for high-resolution images. The proposed hardware architecture adopts a software/hardware cooperative structure and employs several optimization schemes using look-up-table(LUT) of coordinate conversion. To avoid the on-line division operation caused by the coordinate transformation algorithm, the proposed architecture has the LUT which has pre-computed division factors. And then, the amount of memory used by the LUT is reduced to 1/4 by using symmetrical characteristic compared with the conventional architecture. Experimental results show that the proposed hardware architecture achieves an effective real-time performance and lower implementation cost, and it can be applied to other kinds of catadioptric omnidirectional imaging systems.

거상투영을 이용한 2단계 고속 블록정합 알고리즘의 하드웨어 설계 (Hardware Design of a Two-Stage Fast blck Matching Algorithm Using Integral Projections)

  • 판성범;채승수;김준식;박래홍;조위덕;임신일
    • 전자공학회논문지B
    • /
    • 제31B권7호
    • /
    • pp.129-140
    • /
    • 1994
  • In this paper we investigate the hardware implementation of block matching algorithms (BMAs) for moving sequences. Using systolic arrays we propose a hardware architecture of a two-stage BMA using integral projections which reduces greatly computational complexity with its performance comparable to that of the full search (FS). Proposed hardware architecture is faster than hardware architecture of the FS by 2~15 times. For realization of the FS and two stage BMA modeling and simulation results using SPW and VHDL are also shown.

  • PDF

재구성 가능한 FIR 필터 하드웨어 구조 설계 (Design of Reconfigurable Hardware for FIR Filters)

  • 동성수;이종호
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 학술대회 논문집 정보 및 제어부문
    • /
    • pp.309-311
    • /
    • 2005
  • In general, for specific applications, customized hardware showed better performance than general processor in terms of processing time and power consumption. However, customized hardware systems have lacks of flexibility in nature and it leads the difficulties for debugging and architecture level revision for performance enhancement. To solve this problem, reconfigurable hardware is developed. Proposed reconfigurable hardware architecture for FIR filter system can easily change the architecture of filter blocks including filter tap size and their signal path. Proposed FIR filter architecture was implemented on FPGA using several MUXs and registers and it showed the reconfigurablility and reusability in several examples.

  • PDF

이미지 압축을 위한 Lifting Scheme을 이용한 병렬 2D-DWT 하드웨어 구조 (Parallel 2D-DWT Hardware Architecture for Image Compression Using the Lifting Scheme)

  • 김종욱;정정화
    • 전기전자학회논문지
    • /
    • 제6권1호
    • /
    • pp.80-86
    • /
    • 2002
  • 본 논문에서는 2차원 분할을 이용한 병렬 처리가 가능한 리프팅 스킴(lifting scheme) DWT(Discrete Wavelet Transform)를 구현하는 하드웨어 구조를 제안한다. 기존의 DWT 하드웨어 구조는 웨이블릿(Wavelet) 변환이 갖는 특성 때문에 병렬 처리 구조를 구현하는 데 있어서 메모리와 하드웨어 자원이 많이 필요하였다. 제안된 구조는 기존의 구조와 달리 데이터 흐름을 분석하여, 분할 과정을 2차원으로 수행하는 방법을 제안하였다. 이러한 2차원 분할 방법을 파이프라인 구조를 사용하여 병렬 처리의 효율을 증가 시켜 50% 정도의 출력 지연의 감소된 결과를 얻을 수 있었다. 또한 데이터 흐름의 분석과 출력 지연의 감소는 내부 메모리의 사용을 감소 시했으며, 리프팅 스킴의 특성을 이용하여 외부 메모리의 사용을 감소시키는 결과를 얻을 수 있다.

  • PDF

VSB 등화시스템의 하드웨어 구현방법에 관한 연구 (A Study on Hardware Implementation of a VSB Equalization System)

  • 채승수;박래홍
    • 전자공학회논문지B
    • /
    • 제32B권10호
    • /
    • pp.1314-1325
    • /
    • 1995
  • In this paper, we describe hardware implementation of VSB (Vestigial SideBand) mo-dulation equalization systems for HDTV (High Definition TeleVision). By modifying an adaptive equalization algorithm, we propose a hardware architecture with a low hardware cost and the performance close to floating-point operations. We also employ the pipeline concept to reduce the hardware cost. The effectiveness of the proposed hardware architecture is de- monstrated through computer simulation and the optimization result of VHDL circuit descriptions.

  • PDF

High Performance Integer Multiplier on FPGA with Radix-4 Number Theoretic Transform

  • Chang, Boon-Chiao;Lee, Wai-Kong;Goi, Bok-Min;Hwang, Seong Oun
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제16권8호
    • /
    • pp.2816-2830
    • /
    • 2022
  • Number Theoretic Transform (NTT) is a method to design efficient multiplier for large integer multiplication, which is widely used in cryptography and scientific computation. On top of that, it has also received wide attention from the research community to design efficient hardware architecture for large size RSA, fully homomorphic encryption, and lattice-based cryptography. Existing NTT hardware architecture reported in the literature are mainly designed based on radix-2 NTT, due to its small area consumption. However, NTT with larger radix (e.g., radix-4) may achieve faster speed performance in the expense of larger hardware resources. In this paper, we present the performance evaluation on NTT architecture in terms of hardware resource consumption and the latency, based on the proposed radix-2 and radix-4 technique. Our experimental results show that the 16-point radix-4 architecture is 2× faster than radix-2 architecture in expense of approximately 4× additional hardware. The proposed architecture can be extended to support the large integer multiplication in cryptography applications (e.g., RSA). The experimental results show that the proposed 3072-bit multiplier outperformed the best 3k-multiplier from Chen et al. [16] by 3.06%, but it also costs about 40% more LUTs and 77.8% more DSPs resources.

컴퓨터 생성 홀로그램을 위한 VLSI 구조 (VLSI Architecture for Computer-Generated Hologram)

  • 서영호;최현준;김동욱
    • 한국통신학회논문지
    • /
    • 제33권7C호
    • /
    • pp.540-547
    • /
    • 2008
  • 본 논문에서는 실시간으로 컴퓨터 생성 홀로그램을 생성할 수 있는 VLSI 구조를 제안하고 하드웨어로 구현하였다. 고속으로 디지털 홀로그램을 생성할 수 있는 수정된 알고리즘을 도입하고, 하드웨어 구현을 위해 재해석하였다. 수치 및 시각적인 정밀도 분석으로부터 하드웨어 내부의 비트 너비를 구하였다. CGH 알고리즘의 분석과 정밀도 분석 결과부터 CGH 셀의 구조를 제안하였다. CGH 셀의 구조와 알고리즘의 특성으로부터 동작 순서를 분석하였고, 파이프라인 구조와 동작적인 타이밍을 제안하였다.