• Title/Summary/Keyword: GFN

Search Result 8, Processing Time 0.017 seconds

An Efficient Hardware Implementation of Lightweight Block Cipher Algorithm CLEFIA for IoT Security Applications (IoT 보안 응용을 위한 경량 블록 암호 CLEFIA의 효율적인 하드웨어 구현)

  • Bae, Gi-chur;Shin, Kyung-wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.2
    • /
    • pp.351-358
    • /
    • 2016
  • This paper describes an efficient hardware implementation of lightweight block cipher algorithm CLEFIA. The CLEFIA crypto-processor supports for three master key lengths of 128/192/256-bit, and it is based on the modified generalized Feistel network (GFN). To minimize hardware complexity, a unified processing unit with 8 bits data-path is designed for implementing GFN that computes intermediate keys to be used in round key scheduling, as well as carries out round transformation. The GFN block in our design is reconfigured not only for performing 4-branch GFN used for round transformation and intermediate round key generation of 128-bit, but also for performing 8-branch GFN used for intermediate round key generation of 256-bit. The CLEFIA crypto-processor designed in Verilog HDL was verified by using Virtex5 XC5VSX50T FPGA device. The estimated throughput is 81.5 ~ 60 Mbps with 112 MHz clock frequency.

Security Analysis on GFN with Secret S-box (비밀 S-box를 사용한 GFN에 대한 안전성 분석)

  • Lee, Yongseong;Kang, HyungChul;Hong, Deukjo;Sung, Jaechul;Hong, Seokhie
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.27 no.3
    • /
    • pp.467-476
    • /
    • 2017
  • In this paper, we analyze Generalized Feistel Network(GFN) Type I, Type II, Type III that round function use SP update function, secret S-box and $k{\times}k$ MDS matirx. In this case an attacker has no advantage about S-box. For each type of GFN, we analyze and restore secret S-box in 9, 6, 6 round using the basis of integral cryptanalysis with chosen plaintext attack. Also we restore secret S-box in 16 round of GFN Type I with chosen ciphertext attack. In conclusion, we need $2^{2m}$ data complexity and ${\frac{2^{3m}}{32k}},{\frac{2^{3m}}{24k}},{\frac{2^{3m}}{36k}}$ time complexity to restore m bit secret S-box in GFN Type I, Type II, Type III.

Ultrasonography-Combined with Nerve Stimulator Technique for Injection of the Genitofemoral Nerve in a Patient with Chronic Postoperative Inguinal Pain (수술 후 서혜부 만성 통증에서 신경 자극기를 이용한 초음파 유도하 음부대퇴신경 차단술)

  • Oh, Young-Bin;Shin, Hyun Baek;Ko, Myoung-Hwan;Seo, Jeong-Hwan;Kim, Gi-Wook
    • Clinical Pain
    • /
    • v.18 no.1
    • /
    • pp.36-39
    • /
    • 2019
  • Chronic postoperative inguinal pain (CPIP) is a major complication after inguinal herniorrhaphy. We report the treatment of CPIP using ultrasonography-combined with nerve stimulator for injection of the genitofemoral nerve (GFN). A 59-year-old man underwent laparoscopic herniorrhaphy and presented with numbness from the inguinal region to the scrotum after operation. In the pain clinic, ultrasonography-guided GFN block and pharmacological treatments had little effect. Six month after operation, patient was referred to the Department of Physical Medicine and Rehabilitation, and ultrasonography-combined with nerve stimulator for GFN injection underwent to enhance the accuracy of neural approach. The induction of scrotal contraction and paresthesia on the GFN distribution was monitored by nerve stimulator and local anesthetic was injected. After the block, pain relief lasted for 6 months without analgesic use. Ultrasonography-combined with nerve stimulator is an effective approach to treat CPIP as it enhances precise localization and injection of small peripheral nerve like GFN.

Known-Key Attacks on 4-Branch GFN-2 Structures with SP F-Functions (SP F-함수를 갖는 4-브랜치 GFN-2 구조에 대한 기지키 공격)

  • Hong, Deukjo
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.30 no.5
    • /
    • pp.795-803
    • /
    • 2020
  • In this paper, we study known-key distinguishing and partial-collision attacks on GFN-2 structures with SP F-functions and various block lengths. Firstly, we show the known-key distinguishing attack is possible up to 15 rounds. Secondly, for the case that the last round function has the shuffle operation, we show that the partial-collision attack is possible up to 14 rounds. Finally, for the case that the last round function has no shuffle operation, we show that the partial-collision attacks are possible up to 11 rounds.

An Efficient Hardware Implementation of Block Cipher CLEFIA-128 (블록암호 CLEFIA-128의 효율적인 하드웨어 구현)

  • Bae, Gi-Chur;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.05a
    • /
    • pp.404-406
    • /
    • 2015
  • This paper describes a small-area hardware implementation of the block cipher algorithm CLEFIA-128 which supports for 128-bit master key. A compact structure using single data processing block is adopted, which shares hardware resources for round transformation and the generation of intermediate values for round key scheduling. In addition, data processing and key scheduling blocks are simplified by utilizing a modified GFN(generalized Feistel network) and key scheduling scheme. The CLEFIA-128 crypto-processor is verified by FPGA implementation. It consumes 823 slices of Virtex5 XC5VSX50T device and the estimated throughput is about 105 Mbps with 145 MHz clock frequency.

  • PDF

Factors Influencing Characteristics of Sand Core for Water Jacket in Automotive Cylinder Blocks Casting (자동차 실린더 블록 주조에서 워터 자켓용 샌드 코어 특성에 영향을 미치는 인자)

  • Kim, Ki-Jun
    • Journal of the Korea Convergence Society
    • /
    • v.12 no.2
    • /
    • pp.185-191
    • /
    • 2021
  • The characteristics of the foundry sand were analyzed for water jacket core required to prevent structural deformation from the heat generated in the cylinder bore during the casting of the cylinder block of an automobile. The sand core tensile strength tester, AFS-GFN, and optical microscope were used to evaluate the its properties. If the SiO2 content is high in the foundry sand, the dimensional defects and veining defects occur due to high temperature expansion. Also, if it is too low, the core breakage, porosities, chemical burn-on defects occur. The particle size index and grain shape influenced the core strength and resin consumption, resulting in fluctuations in defect types. The higher the alkalinity of the dried sand, the lower the core strength. And the more basic, the lower the core strength. At the resin content of 1.6~1.8%, the increase in core strength after 1 hour curing was approximately at its maximum.

Linkage control system design combined MCU (MCU 통합 연동 제어시스템 설계)

  • Ha, T.J.;Park, J.M.;Cho, K.O.
    • Smart Media Journal
    • /
    • v.1 no.1
    • /
    • pp.58-63
    • /
    • 2012
  • It is a superordinate concept to a network control system which optimally distributes the battery power to overall length parts through the linkage control drive and absorbs/integrates network diagnostics and overlapped functions with overall length control systems. This study is to develop a system that maximize the battery power and motor effectiveness by controlling motor battery controlling module with common MCU Integration linkage controlling system, and to develop S/W and H/W that can be controlled by linked with each controlling module in CAN method through using Autosar's standardized software.

  • PDF

An FPGA Implementation of Lightweight Block Cipher CLEFIA-128/192/256 (경량 블록 암호 CLEFIA-128/192/256의 FPGA 구현)

  • Bae, Gi-Chur;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.10a
    • /
    • pp.409-411
    • /
    • 2015
  • 본 논문은 128/192/256-비트의 마스터키 길이를 지원하는 경량 블록 암호 알고리즘 CLEFIA-128/192/256의 FPGA 설계에 대하여 기술한다. 라운드키 생성을 위한 중간키 생성과 라운드 변환이 단일 데이터 프로세싱 블록으로 처리되도록 설계하였으며, 변형된 GFN(Generalized Feistel Network) 구조와 키 스케줄링 방법을 적용하여 데이터 프로세싱 블록과 키 스케줄링 블록의 회로를 단순화시켰다. Verilog HDL로 설계된 CLEFIA 크립토 프로세서를 FPGA로 구현하여 정상 동작함을 확인하였다. Vertex5 XC5VSX50T FPGA에서 1,563개의 LUT FilpFlop pairs로 구현되었으며, 최대 112 Mhz 81.5/69/60 Mbps의 성능을 갖는 것으로 예측되었다.

  • PDF