• 제목/요약/키워드: Flash Set

검색결과 71건 처리시간 0.032초

Wear Leveling Technique using Bit Array and Bit Set Threshold for Flash Memory

  • Kim, Seon Hwan;Kwak, Jong Wook;Park, Chang-Hyeon
    • 한국컴퓨터정보학회논문지
    • /
    • 제20권11호
    • /
    • pp.1-8
    • /
    • 2015
  • Flash memory has advantages in that it is fast access speed, low-power, and low-price. Therefore, they are widely used in electronics industry sectors. However, the flash memory has weak points, which are the limited number of erase operations and non-in-place update problem. To overcome the limited number of erase operations, many wear leveling techniques are studied. They use many tables storing information such as erase count of blocks, hot and cold block indicators, reference count of pages, and so on. These tables occupy some space of main memory for the wear leveling techniques. Accordingly, they are not appropriate for low-power devices limited main memory. In order to resolve it, a wear leveling technique using bit array and Bit Set Threshold (BST) for flash memory. The proposing technique reduces the used space of main memory using a bit array table, which saves the history of block erase operations. To enhance accuracy of cold block information, we use BST, which is calculated by using the number of invalid pages of the blocks in a one-to-many mode, where one bit is related to many blocks. The performance results illustrate that the proposed wear leveling technique improve life time of flash memory to about 6%, compared with previous wear leveling techniques using a bit array table in our experiment.

대형 상용차용 독립 현가부품 플래쉬 부피 예측 모델 개발 (Development of Flash Volume Prediction Model for Independent Suspension Parts for Large Commercial Vehicles)

  • 박지우
    • 소성∙가공
    • /
    • 제32권6호
    • /
    • pp.352-359
    • /
    • 2023
  • Recently, independent suspension systems have been applied not only to passenger cars but also to large commercial vehicles. Therefore, the need for research to domestically produce such independent suspensions for large commercial vehicles is gradually increasing. In this paper, we conducted research on the manufacturing technology of the relay lever, which are integral components of independent suspension systems for large commercial vehicles. Our goal was to reduce the flash volume generated during the forging process. The shape variables of the initial billet were adjusted to find proper forming conditions that could minimize flash volume while performing product forming smoothly. Shape variables were set as input variables and the flash volume was set as an output variable, and simulations were carried out to analytically predict the volume of the flash area for each variable condition. Based on the data obtained through numerical simulations, a regression model and an artificial neural network model were used to develop a prediction model that can easily predict the flash volume for variable conditions. For the corresponding prediction model, a goodness of-fit test was performed to confirm a high level of fit. By comparing and analyzing the two prediction models, the high level of fit of the ANN model was confirmed.

Preventing Fast Wear-out of Flash Cache with An Admission Control Policy

  • Lee, Eunji;Bahn, Hyokyung
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제15권5호
    • /
    • pp.546-553
    • /
    • 2015
  • Recently, flash cache is widely adopted as the performance accelerator of legacy storage systems. Unlike other cache media, flash cache should be carefully managed as it has peculiar characteristics such as long write latency and limited P/E cycles. In particular, we make two prominent observations that can be utilized in managing flash cache. First, a serious worn-out problem happens when the working-set of a system is beyond the capacity of flash cache due to excessively frequent cache replacement. Second, more than 50% of data has no hit in flash cache as it is a second level cache. Based on these observations, we propose a cache admission control policy that does not cache data when it is first accessed, and inserts it into the cache only after its second access occurs within a certain time window. This allows the filtering of data disruptive to flash cache in terms of endurance and performance. With this policy, we prolong the lifetime of flash cache 2.3 times without any performance degradations.

운동에너지 탄과 적재포탄에 따른 전투시스템 내부에서의 순간화재발생에 대한 전산해석 (A Numerical Study on the Flash Fire in the Combat System by the Kinetic Energy Ammunition and the Loaded Shells)

  • 이승철;전우철;이해평;이헌주
    • 한국군사과학기술학회지
    • /
    • 제16권6호
    • /
    • pp.828-832
    • /
    • 2013
  • In this paper, numerical analysis was performed about whether the flash fire of loaded shells breaks out in the virtual combat vehicle according to sorts of the kinetic energy ammunition as the preceding research for vulnerability analysis inside the combat system by an external threaty ammunition. In this simulation, Autodyn program was used and the Lee-Tarver ignition and growth model was used to determine the flash fire outbreak. In this study, the kinetic energy ammunition was set of type A and type B in two kinds and the loaded shells was set of COMPB, TNT, PBX9404 and ANB. As a result, TNT and PBX9404 have much higher flash fire probability than COMPB in high explosive, ANB has very low flash fire probability.

Set-top box용 an 8-bit 40MS/s Folding A/D Converter의 설계 (An 8-bit 40 Ms/s Folding A/D Converter for Set-top box)

  • 장진혁;이주상;유상대
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2004년도 학술대회 논문집 정보 및 제어부문
    • /
    • pp.626-628
    • /
    • 2004
  • This paper describes an 8-bit CMOS folding A/D converter for set-top box. Modular low-power, high-speed CMOS A/D converter for embedded systems aims at design techniques for low-power, high-speed A/D converter processed by the standard CMOS technology. The time-interleaved A/D converter or flash A/D converter are not suitable for the low-power applications. The two-step or multi-step flash A/D converters need a high-speed SHA, which represents a tough task in high-speed analog circuit design. On the other hand, the folding A/D converter is suitable for the low-power, high-speed applications(Embedded system). The simulation results illustrate a conversion rate of 40MSamples/s and a Power dissipation of 80mW(only analog block) at 2.5V supply voltage.

  • PDF

저전력 NAND 플래시 메모리를 위한 필터 버퍼의 효율성 분석 (Analysis on the Effectiveness of the Filter Buffer for Low Power NAND Flash Memory)

  • 정보성;이정훈
    • 대한임베디드공학회논문지
    • /
    • 제7권4호
    • /
    • pp.201-207
    • /
    • 2012
  • Currently, NAND Flash memory has been widely used in consumer storage devices due to its non-volatility, stability, economical feasibility, low power usage, durability, and high density. However, a high capacity of NAND flash memory causes the high power consumption and the low performance. In the convention memory research, a hierarchical filter mechanism can archive an effective performance improvement in terms of the power consumption. In order to attain the best filter structure for NAND flash memory, we selected a direct-mapped filter, a victim filter, a fully associative filter and a 4-way set associative filter for comparison in the performance analysis. According to the results of the simulation, the fully associative filter buffer with a 128byte fetching size can obtain the bet performance compared to another filter structures, and it can reduce the energy*delay product(EDP) by about 93% compared to the conventional NAND Flash memory.

Assessment of Flash Flood Forecasting based on SURR model using Predicted Radar Rainfall in the TaeHwa River Basin

  • Duong, Ngoc Tien;Heo, Jae-Yeong;Kim, Jeong-Bae;Bae, Deg-Hyo
    • 한국수자원학회:학술대회논문집
    • /
    • 한국수자원학회 2022년도 학술발표회
    • /
    • pp.146-146
    • /
    • 2022
  • A flash flood is one of the most hazardous natural events caused by heavy rainfall in a short period of time in mountainous areas with steep slopes. Early warning of flash flood is vital to minimize damage, but challenges remain in the enhancing accuracy and reliability of flash flood forecasts. The forecasters can easily determine whether flash flood is occurred using the flash flood guidance (FFG) comparing to rainfall volume of the same duration. In terms of this, the hydrological model that can consider the basin characteristics in real time can increase the accuracy of flash flood forecasting. Also, the predicted radar rainfall has a strength for short-lead time can be useful for flash flood forecasting. Therefore, using both hydrological models and radar rainfall forecasts can improve the accuracy of flash flood forecasts. In this study, FFG was applied to simulate some flash flood events in the Taehwa river basin by using of SURR model to consider soil moisture, and applied to the flash flood forecasting using predicted radar rainfall. The hydrometeorological data are gathered from 2011 to 2021. Furthermore, radar rainfall is forecasted up to 6-hours has been used to forecast flash flood during heavy rain in August 2021, Wulsan area. The accuracy of the predicted rainfall is evaluated and the correlation between observed and predicted rainfall is analyzed for quantitative evaluation. The results show that with a short lead time (1-3hr) the result of forecast flash flood events was very close to collected information, but with a larger lead time big difference was observed. The results obtained from this study are expected to use for set up the emergency planning to prevent the damage of flash flood.

  • PDF

시뮬링크를 이용한 플래시메모리 저장장치 성능 모델링 (Performane Modeling of Flash Memory Storage Systems Using Simulink)

  • 민항준;박정수;이주일;민상렬;김강희
    • 대한임베디드공학회논문지
    • /
    • 제6권5호
    • /
    • pp.263-272
    • /
    • 2011
  • The complexity of flash memory based storage systems is high due to diverse host interfaces and other design choices such as mapping granularity, flash memory controller execution models and so on. Thus, it is possible that the actual performance after implementation is not consistent with the target performance. This paper demonstrates that the performance prediction of flash memory based storage systems is possible through performance modeling that takes into account various design parameters. In the performance modeling, the FTL, which is the core element of flash memory based storage systems, is modeled as a set of (copy-on-write) logs and their interactions. Also, the flash memory controller is modeled based on the classification proposed in the design of the Ozone flash controller. In this study, the performance model has been implemented using Simulink and experimental results are presented and analyzed.

플래시 메모리를 위한 유한 상태 머신 기반의 프로그래머블 자체 테스트 (FSM-based Programmable Built-ln Self Test for Flash Memory)

  • 김지환;장훈
    • 대한전자공학회논문지SD
    • /
    • 제44권6호
    • /
    • pp.34-41
    • /
    • 2007
  • 본 논문에서 제안한 FSM 기반의 프로그래머블 BIST(Built-In Self-Test)는 플래시 메모리를 테스트하기 위한 기조의 알고리즘들을 코드화 하여 그 중에서 선택된 알고리즘의 명령어 코드를 받아서 플래시 메모리 테스트를 수행한다. 또한 제안하는 구조는 각 알고리즘에 대한 테스트 절차를 간단하게 한다. 이외에도 플래시 메모리 BIST를 재구성하는데 걸리는 시가도 기조의 BIST와 비교해 볼 때 매우 적다. 우리가 제안한 BIST 구조는 자동적으로 Verilog 코드를 생성해주는 프로그래머블 플래시메모리 BIST 생성기이다. 만약 제안된 방법을 실험하게 되면, 제안된 방법은 이전의 방법들과 비교해서 크기도 더 작을 뿐만 아니라 융통성 면에서도 좋은 성과를 얻었다.

플래시 메모리 기반의 파일 저장 장치에 대한 성능분석 (Performance Evaluation of Flash Memory-Based File Storages: NAND vs. NOR)

  • 성민영
    • 한국산학기술학회논문지
    • /
    • 제9권3호
    • /
    • pp.710-716
    • /
    • 2008
  • 본 논문은 플래시 메모리를 이용한 파일 저장 장치의 성능 분석을 다룬다. 특히 플래시 메모리의 대표적인 형태인 낸드(NAND) 플래시와 노어(NOR) 플래시에 대해 비교 분석한다. 성능 평가를 위해 마이크로소프트 PocketPC 기반의 실험 플랫폼에 두 플래시 타입을 위한 파일 저장 시스템을 각각 구성하였다. 이렇게 구성된 플랫폼을 이용하여, 버퍼 크기, 사용 용량, 커널 수준 쓰기 캐싱 등의 변수에 따른 입출력 처리량을 측정/비교하였다. 실험 결과에 따르면, 낸드 플래시 기반 저장 장치의 성능이 쓰기/읽기 처리량 관점에서 각각 4.8배, 5.7배까지 더 높은 것으로 나타났다. 본 실험 결과는 두 가지 플래시 메모리 저장 방식의 상대적인 장단점을 잘 보여주고 있으며 플래시 메모리 기반의 파일 저장장치의 설계에 유용하게 활용될 수 있다.