• Title/Summary/Keyword: External Converter

Search Result 132, Processing Time 0.032 seconds

Reliability Verification of the Clothing Pressure Meter Utilizing the Arduino Board (아두이노 활용 의복압 측정기 제작 및 신뢰도 검증)

  • Kim, Nam Yim;Park, Gin Ah
    • Journal of the Korean Society of Clothing and Textiles
    • /
    • v.46 no.5
    • /
    • pp.723-740
    • /
    • 2022
  • This study aimed to develop an Arduino-based garment pressure device (APD) on the basis of using Single-Tact sensor by suggesting the reliable clothing pressure range and coefficient of selected sensors through the APD calibration process. Once the APD was validated, the pressure of the experimental men's lower body compression wears was measured using the APD and was compared to the pressure measured using the existing air-pack type pressure meter. The subjects were one mannequin and eight men in their 20's, and the trial compression wears were calf sleeves and pants. Clothing pressures were measured in hip, mid-thigh, calf, and ankle. In terms of the 99% confidence level, the experimental clothing pressure measured at the designated measuring points using the APD was considered identical to the one measured using an existing clothing pressure meter. Therefore, on the basis of the experiment results, this study demonstrated that the APD is as reliable as the existing clothing pressure meter within the pressure ranges of 0.54-16.79 kPa and 0.18-25.47 kPa as provided by the SingleTact sensor supplier's data on the basis of using an external ADC (Analog to Digital Converter) module.

Integrated Planar Transformer Design of 3 kW LDC for Electric Vehicles (전기자동차용 3kW급 LDC를 위한 통합형 플라나변압기 설계)

  • Ramadhan, Ramadhan;Suk, Chaeyoung;Kim, Sangjin;Choi, Sewan;Yu, Byeongu;Park, Sanghun
    • Proceedings of the KIPE Conference
    • /
    • 2020.08a
    • /
    • pp.157-159
    • /
    • 2020
  • This paper presents an optimal planar transformer design of a 3-kW Low voltage DC-DC Converter (LDC) with 3.68 kW/L power density for electric vehicle (xEV) application. The transformer is optimized based on the trade-off between footprint and loss using the proposed figure-of-merit (FOM) based optimization. In order to achieve ZVS under entire load range, an external leakage inductance is added and implemented using the proposed magnetic integration technique. A comparison between non-integrated and integrated magnetic core using finite element analysis (FEA) is presented. The result shows that the integrated core can reduce the core loss up to 35 % and core boxed volume up to 15 % compared to the non-integrated core. Experimental results are also provided to validate the proposed magnetic integration technique.

  • PDF

The design of Fully Differential CMOS Operational Amplifier (Fully Differential CMOS 연산 증폭기 설계)

  • Ahn, In-Soo;Song, Seok-Ho;Choi, Tae-Sup;Yim, Tae-Soo;Sakong, Sug-Chin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.6
    • /
    • pp.85-96
    • /
    • 2000
  • It is necessary that fully differential operational amplifier circuit should drive an external load in the VLSI design such as SCF(Switched Capacitor Filter), D/A Converter, A/D Converter, Telecommunication Circuit and etc. The conventional CMOS operational amplifier circuit has many problems according to CMOS technique. Firstly, Capacity of large loads are not able to operate well. The problem can be solve to use class AB stages. But large loads are operate a difficult, because an element of existing CMOS has a quadratic functional relation with input and output voltage versus output current. Secondly, Whole circuit of dynamic range decrease, because a range of input and output voltages go down according as increasing of intergration rate drop supply voltage. The problem can be improved by employing fully differential operational amplifier using differential output stage with wide output swing. In this paper, we proposed new current mirror has large output impedance and good current matching with input an output current and compared with characteristics for operational amplifier using cascoded current mirror. To obtain large output swing and low power consumption we suggest a fully differential operational amplifier. The circuit employs an output stage composed new current mirror and two amplifier stage. The proposed circuit is layout and circuit of capability is inspected through simulation program(SPICE3f).

  • PDF

Design of a Low-Power 8-bit 1-MS/s CMOS Asynchronous SAR ADC for Sensor Node Applications (센서 노드 응용을 위한 저전력 8비트 1MS/s CMOS 비동기 축차근사형 ADC 설계)

  • Jihun Son;Minseok Kim;Jimin Cheon
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.16 no.6
    • /
    • pp.454-464
    • /
    • 2023
  • This paper proposes a low-power 8-bit asynchronous SAR ADC with a sampling rate of 1 MS/s for sensor node applications. The ADC uses bootstrapped switches to improve linearity and applies a VCM-based CDAC switching technique to reduce the power consumption and area of the DAC. Conventional synchronous SAR ADCs that operate in synchronization with an external clock suffer from high power consumption due to the use of a clock faster than the sampling rate, which can be overcome by using an asynchronous SAR ADC structure that handles internal comparisons in an asynchronous manner. In addition, the SAR logic is designed using dynamic logic circuits to reduce the large digital power consumption that occurs in low resolution ADC designs. The proposed ADC was simulated in a 180-nm CMOS process, and at a 1.8 V supply voltage and a sampling rate of 1 MS/s, it consumed 46.06 𝜇W of power, achieved an SNDR of 49.76 dB and an ENOB of 7.9738 bits, and obtained a FoM of 183.2 fJ/conv-step. The simulated DNL and INL are +0.186/-0.157 LSB and +0.111/-0.169 LSB.

Design and Fabrication of Digital 3-axis Magnetometer for Magnetic Signal from Warship (함정 자기신호 측정용 3-축 디지털 자기센서 설계 및 제작에 관한 연구)

  • Kim, Eunae;Son, Derac
    • Journal of the Korean Magnetics Society
    • /
    • v.24 no.4
    • /
    • pp.123-127
    • /
    • 2014
  • We developed a digital 3-axis flux-gate magnetometer for magnetic field signal measurement from warship during demagnetizing and degaussing processes. For the magnetometer design, we considered following points; the distance between magnetic field measurement station and magnetometer located under sea is about several 100 m, the magnetometer is exposed to magnetic field of ${\pm}1mT$ during demagnetizing process, and magnetometer is located under the sea about 30 m depth. To overcome long distance problem, magnetometer could be operated on wide input supply voltage range of 16~36 V using DC/DC converter, and for the data communication between the magnetometer and measurement station a RS422 serial interface was employed. To improve perming effect due to the ${\pm}1mT$ during demagnetizing process, magnetometer could be compensated external magnetic field up to ${\pm}1mT$ but magnetic field measuring rang is only ${\pm}100{\mu}T$. The perming effect was about ${\pm}2nT$ under ${\pm}1mT$ external magnetic field. The magnetometer was tested water vessel with air pressure up to 6 bar for the sea water pressure problems. Linearity of the magnetometer was better than 0.01 % in the measuring range of ${\pm}0.1mT$ and noise level was $30pT/\sqrt{Hz}$ at 1 Hz.

Abnormal Voltage Detection Circuit with Single Supply Using Threshold of MOS-FET for Power Supply Input Stage (FET 문턱전압 특징을 이용한 전원입력단용 단일전원 이상전원 검출회로)

  • Won, Joo Ho;Ko, Hyoungho
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.11
    • /
    • pp.107-113
    • /
    • 2016
  • All circuits in power input can only use the power provided by an external power supply. General electronic circuits use a secondary supply generated by a converter using a primary power in the power input. But protection and detection circuit for over-voltage circuit or under-voltage in power input have to use that input power because there is no other supply in power input. Therefore, previous electronics for satellite can protect only over-voltage using a zener diode, and can't detect over-voltage and under-voltage events, and provide a detection capability for over-voltage and under-voltage only for secondary supply. The proposed circuit can detect over-voltage and under-voltage using a single supply for the primary power input, +28V, with the threshold characteristics for MOS-FET, and the accuracy for a detection circuit is increased by 2.5%.

Hardware Architecture and its Design of Real-Time Video Compression Processor for Motion JPEG2000 (Motion JPEG2000을 위한 실시간 비디오 압축 프로세서의 하드웨어 구조 및 설계)

  • 서영호;김동욱
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.53 no.1
    • /
    • pp.1-9
    • /
    • 2004
  • In this paper, we proposed a hardware(H/W) structure which can compress and recontruct the input image in real time operation and implemented it into a FPGA platform using VHDL(VHSIC Hardware Description Language). All the image processing element to process both compression and reconstruction in a FPGA were considered each of them was mapped into a H/W with the efficient structure for FPGA. We used the DWT(discrete wavelet transform) which transforms the data from spatial domain to the frequency domain, because use considered the motion JPEG2000 as the application. The implemented H/W is separated to both the data path part and the control part. The data path part consisted of the image processing blocks and the data processing blocks. The image processing blocks consisted of the DWT Kernel for the filtering by DWT, Quantizer/Huffman Encoder, Inverse Adder/Buffer for adding the low frequency coefficient to the high frequency one in the inverse DWT operation, and Huffman Decoder. Also there existed the interface blocks for communicating with the external application environments and the timing blocks for buffering between the internal blocks. The global operations of the designed H/W are the image compression and the reconstruction, and it is operated by the unit or a field synchronized with the A/D converter. The implemented H/W used the 54%(12943) LAB(Logic Array Block) and 9%(28352) ESB(Embedded System Block) in the APEX20KC EP20K600CB652-7 FPGA chip of ALTERA, and stably operated in the 70MHz clock frequency. So we verified the real time operation. that is. processing 60 fields/sec(30 frames/sec).

Design and Implementation of the RF Systems for Bi-directional Wireless Capsule Endoscopes

  • Moon, Yeon-Kwan;Lee, Jyung-Hyun;Park, Hee-Joon;Lee, Ju-Gab;Ryu, Jae-Jong;Lee, Wu-Seong;Woo, Sang-Hyo;Won, Chul-Ho;Cho, Jin-Ho;Choi, Hyun-Chul
    • Journal of Korea Multimedia Society
    • /
    • v.9 no.12
    • /
    • pp.1669-1680
    • /
    • 2006
  • This paper explains that the RF systems for hi-directional wireless capsule endoscopes were designed and implemented. The designed RF systems for a capsule endoscope can transmit the images of intestines from the inside to the outside of a body and the behavior of the capsules can be controlled by an external controller simultaneously. The hi-directional wireless capsule endoscope consists of a CMOS image sensor, FPGA, LED, battery, DC to DC Converter, transmitter, receiver, and antennas. The transmitter and receiver which were used in the hi-directional capsule endoscope, were designed and fabricated with $10mm(diameter){\times}3.2mm(thickness)$ dimensions taking into the MPE, power consumption, system size, signal to noise ratio and modulation method. The RF systems designed and implemented for the hi-directional wireless capsule endoscopes system were verified by in-vivo experiments. As a result, the RF systems for the hi-directional wireless capsule endoscopes satisfied the design specifications.

  • PDF

An Enhancement of Speaker Location System Using the Low-frequency Phase Restoration Algorithm and Its Implementation (저주파 위상 복원 알고리듬을 이용한 화자 위치 추적 시스템의 성능 개선과 구현)

  • 이학주;차일환;윤대희;이충용
    • The Journal of the Acoustical Society of Korea
    • /
    • v.20 no.4
    • /
    • pp.22-28
    • /
    • 2001
  • This paper describes the implementation of a robust speaker position location system using the voice signal received by microphone array. To be robust to the reverberation which is the major factor of the performance degradation, low-frequency phase restoration algorithm which eliminates the influence of reverberations using the low-frequency information of the CPSP function is proposed. The implemented real-time system consists of a general purpose DSP (TMS320C31 of Texas instruments), analog part which contains amplifiers and filters, and digital part which is composed of the external memory and 12-bit A/D converter. In the real conference room environment, the implemented system that was constructed by the proposed algorithms showed better performance than the conventional system. The error of the TDOA estimation reduced more than 15 samples.

  • PDF

Preliminary Research of CZT Based PET System Development in KAERI

  • Jo, Woo Jin;Jeong, Manhee;Kim, Han Soo;Kim, Sang Yeol;Ha, Jang Ho
    • Journal of Radiation Protection and Research
    • /
    • v.41 no.2
    • /
    • pp.81-86
    • /
    • 2016
  • Background: For positron emission tomography (PET) application, cadmium zinc telluride (CZT) has been investigated by several institutes to replace detectors from a conventional system using photomultipliers or Silicon-photomultipliers (SiPMs). The spatial and energy resolution in using CZT can be superior to current scintillator-based state-of-the-art PET detectors. CZT has been under development for several years at the Korea Atomic Energy Research Institute (KAERI) to provide a high performance gamma ray detection, which needs a single crystallinity, a good uniformity, a high stopping power, and a wide band gap. Materials and Methods: Before applying our own grown CZT detectors in the prototype PET system, we investigated preliminary research with a developed discrete type data acquisition (DAQ) system for coincident events at 128 anode pixels and two common cathodes of two CZT detectors from Redlen. Each detector has a $19.4{\times}19.4{\times}6mm^3$ volume size with a 2.2 mm anode pixel pitch. Discrete amplifiers consist of a preamplifier with a gain of $8mV{\cdot}fC^{-1}$ and noise of 55 equivalent noise charge (ENC), a $CR-RC^4$ shaping amplifier with a $5{\mu}s$ peak time, and an analog-to-digital converter (ADC) driver. The DAQ system has 65 mega-sample per second flash ADC, a self and external trigger, and a USB 3.0 interface. Results and Discussion: Characteristics such as the current-to-voltage curve, energy resolution, and electron mobility life-time products for CZT detectors are investigated. In addition, preliminary results of gamma ray imaging using 511 keV of a $^{22}Na$ gamma ray source were obtained. Conclusion: In this study, the DAQ system with a CZT radiation sensor was successfully developed and a PET image was acquired by two sets of the developed DAQ system.