1 |
/
[
B.Parhami
] /
Computer Arithmetic : Algorithm and Hardware Designs
|
2 |
VLSI Design of an Efficient Emvedded Zerotree Wavelet Coder with Function of Digital Watermarking
/
[
S.F.Hsiao;Y.C.Tai;K.H.Chang
] /
IEEE Trans. on Consumer Electronics
DOI
ScienceOn
|
3 |
G. Lafruit, L. Nachtergaele, J. Bormans, M. Engels, and I. Bolsens, 'Optimal memory organization for scalable texture codecs in MPEG-4, IEEE Trans. Circuits Syst, Video Technol., vol. 9, pp. 218-243, Mar. 1999
DOI
ScienceOn
|
4 |
G. Knowles, 'VLSI Architectures for the Discrete Wavelet Transform', IEEE Electronic Letters, Vol. 26, No. 15, pp. 1184-1185, July 1990
DOI
ScienceOn
|
5 |
K. Andra, C. Chakrebarti, and T.Acharya, A VLSI architecture for lifting-based forward and inverse wavelet transform,' IEEE Trans., on Signal Processing, vol. 50, no. 4, Apr 2002
DOI
ScienceOn
|
6 |
M. Ravasi, L. Tenze, and M. Mattavelli, 'A scalable and programmable architecture for 2-D DWT decoding,' IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 8, Aug. 2002
DOI
ScienceOn
|
7 |
A. Said and W.A. Pearlman, 'A New, Fast and Efficient Image codec Based on Set Partitioning in Hierarchical Trees', IEEE Trans. on Circuits and Systems for Video Technology, Vol. 6. No.3, pp. 243-250, June 1996
DOI
ScienceOn
|
8 |
S.F. Hsiao, Y.C. Tai, and K.H. Chang, 'VLSI Design of an Efficient Embedded Zerotree Wavelet Coder with Function of Digital Watermarking', IEEE Trans. on Consumer Electronics, Vol. 46, No.3, pp. 628-636, August 2000
DOI
ScienceOn
|
9 |
B. Parhami, 'Computer Arithmetic : Algorithm and Hardware Desig', Oxford University Press, 2000
|
10 |
A.S. Lewis and G. Knowles, 'VLSI Architecture for 2-D Daubechies Wavelet Transform without Multipliers', IEEE Electronic Letters, Vol. 27, No. 2, pp. 171-173, Jan. 1991
DOI
ScienceOn
|
11 |
A.M. Reza and R.D.Turney, 'FPGA Implementation of 2D Wavelet Transform', IEEE Can! of Signals, Systems and Computers, pp. 584-588, 1999
DOI
|
12 |
J. Fridman and E. S. Manolakos, 'Distributed Memory and Control VLSI Architectures for I-D Discrete Wavelet Transform', IEEE Workshop on Signal Processing Systems, pp. 388-397, 1994
DOI
|
13 |
T.K. Truong, K.C. Hung, Y.J. Haung, and Y.H. Tseng, 'A New Architecture for the 2-D Discrete Wavelet Transform', IEEE Int'l Conf. of Communications Computers and Signal Processing, pp. 481-484, 1997
DOI
|
14 |
C. Yu and S.J. Chen, 'Design of an Efficient VLSI Architecture for 2-D Discrete Wavelet Transform', IEEE Trans. on Consumer Electronics, Vol. 45, No. 1, pp. 135-140, Feb. 1999
DOI
ScienceOn
|
15 |
M.H. Sheu, M.D. Shieh and S.W. Liu, 'A VLSI Architecture Design with Lower Hardware Cost and Less Memory for Separable 2-D Discrete Wavelet Transform', IEEE ISCAS'98, Vol. 5, pp, 457-460, 1998
DOI
|
16 |
M. Vishiwanath, R. Michael and M.J. Irwin, 'VLSI Architecture for the Discrete Wavelet Transform', IEEE Trans. on Circuits and Systems-It: Analog and Digital Signal Processing, Vol. 42, No.5, pp. 305-316, May 1995
DOI
ScienceOn
|
17 |
J. Chen and M.A. Bayoumi, 'A Scalable Systolic Array Architecture for 2-D Discrete Wavelet Transforms', IEEE Proc. of Midwest Symp. on Circuits and Systems, Vol. 2, pp, 303-312, 1996
DOI
|
18 |
S. Masud and J.V. McCanny, 'Wavelet Packet Transform for System-on-Chip Application', IEEE Proc. on ICASSP, Vol. 6, pp. 3287-3290, 2000
DOI
|
19 |
W. Ravasi, M. Mattavelli, D.J. Mlynek, A. Butter, and A Soudagar, 'Wavelet Image Compression for Mobile/Portable Applications', IEEE Trans. on Consumer Electronics, Vol. 45, No.3, pp. 794-803, Aug. 1999
DOI
ScienceOn
|
20 |
W. Jiang and A.Ortega, 'Lifting factorization-based discrete wavelet transform architecture design,' IEEE Trans. Circuits Syst, Video Technol., vol. 11, pp. 651-657, May 2001
DOI
ScienceOn
|
21 |
C. Diou, L. Torres, and M. Robert, 'A wavelet core for video processing,' presented at the IEEE Int. Conf. Image Process., Sept. 2000
DOI
|