• Title/Summary/Keyword: Epitaxial

Search Result 897, Processing Time 0.029 seconds

Growth of 6H-SiC Single Crystals by Sublimation Method (승화법에 의한 6H-SiC 단결정 성장)

  • 신동욱;김형준
    • Korean Journal of Crystallography
    • /
    • v.1 no.1
    • /
    • pp.19-28
    • /
    • 1990
  • 6H-SiC is a promising material (Eg=3.0eV) for blue light-emitting doide and high-temperature semiconducting device. In the experiment, single crystals of a-SiC have been grown by the sublimation method to fabricate blue light~emitting diode. During the growth of a-SiC single crystals, a temperature Vadient, yonh temperature and pressure ranges were kept 44℃/cm , 1800-1990℃ and 50-1000 mTorr, respectively. Single crystals obtained in Acheson furnace were used as seed crystals. Polarizing microscopy and back-reflection X-ray Laue diffraction showed that the a-SiC crystal was epitaxially and on the seed crytal. It was found by XRD analysis that when other growth conditions were the same, a-SiC was grown at the temperature above 1840℃ and 3C-SiC was gown at lower temperature or under low supersaturation of vapor. The carrier type. concentration and mobility were measured be hole(p-type), 7.6x1014cm-3 and 19cm2V-1sec-1, respectively, by van der Pauw method.

  • PDF

Simulation Studies on the Super-junction MOSFET fabricated using SiGe epitaxial process (SiGe 에피 공정기술을 이용하여 제작된 초 접합 금속-산화막 반도체 전계 효과 트랜지스터의 시뮬레이션 연구)

  • Lee, Hoon-Ki;Park, Yang-Kyu;Shim, Kyu-Hwan;Choi, Chel-Jong
    • Journal of the Semiconductor & Display Technology
    • /
    • v.13 no.3
    • /
    • pp.45-50
    • /
    • 2014
  • In this paper, we propose a super-junction MOSFET (SJ MOSFET) fabricated through a simple pillar forming process by varying the Si epilayer thickness and doping concentration of pillars using SILVACO TCAD simulation. The design of the SJ MOSFET structure is presented, and the doping concentration of pillar, breakdown voltage ($V_{BR}$) and drain current are analyzed. The device performance of conventional Si planar metal-oxide semiconductor field-effect transistor(MOSFET), Si SJ MOSFET, and SiGe SJ MOSFET was investigated. The p- and n-pillars in Si SJ MOSFET suppressed the punch-through effect caused by drain bias. This lead to the higher $V_{BR}$ and reduced on resistance of Si SJ MOSFET. An increase in the thickness of Si epilayer and decrease in the former is most effective than the latter. The implementation of SiGe epilayer to SJ MOSFET resulted in the improvement of $V_{BR}$ as well as drain current in saturation region, when compared to Si SJ MOSFET. Such a superior device performance of SiGe SJ MOSFET could be associated with smaller bandgap of SiGe which facilitated the drift of carriers through lower built-in potential barrier.

Effects of Annealing Temperature on the Properties of Solid Phase Epitaxy YIG Films (열처리온도가 고상에피택시 YIG박막의 특성에 미치는 영향)

  • Jang, Pyung-Woo
    • Journal of the Korean Magnetics Society
    • /
    • v.13 no.6
    • /
    • pp.221-225
    • /
    • 2003
  • Effects of annealing temperature on the crystalline and magnetic properties of YIG films grown by solid phase epitaxy. The eptiaxy films were made by annealing Fe-Y-O amorphous films in the air at 550-1050 $^{\circ}C$ which were sputtered on GGG (111) substrates in a conventional rf sputtering system. Crystallization temperature of Fe-Y-O amorphous films on GGG (111) substrate was between 600 and 650 $^{\circ}C$ which is much lower than that Fe-Y-O powder prepared by sol-gel method. Excellent epitaxial growth of YIG films could be conformed by the facts that the diffraction intensity of YIG (888) plane was comparable with that of GGG (888) plane and full width at half maximum of YIG (888) rocking curve was smaller than 0.14$^{\circ}$ when films were annealed at 1050 $^{\circ}C$. It could be seen that it is necessary to anneal the films at higher temperature for an excellent epitaxy because lattice parameter of YIG films were smaller and the peak of YIG (888) plane is higher and narrower with increasing annealing temperature. Films annealed at higher temperature shows M-H loop with perpendicular anisotropy which was due to 0.15% lattice mismatch between YIG and GGG.

Effects of Electrostatic Discharge Stress on Current-Voltage and Reverse Recovery Time of Fast Power Diode

  • Bouangeune, Daoheung;Choi, Sang-Sik;Cho, Deok-Ho;Shim, Kyu-Hwan;Chang, Sung-Yong;Leem, See-Jong;Choi, Chel-Jong
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.4
    • /
    • pp.495-502
    • /
    • 2014
  • Fast recovery diodes (FRDs) were developed using the $p^{{+}{+}}/n^-/n^{{+}{+}}$ epitaxial layers grown by low temperature epitaxy technology. We investigated the effect of electrostatic discharge (ESD) stresses on their electrical and switching properties using current-voltage (I-V) and reverse recovery time analyses. The FRDs presented a high breakdown voltage, >450 V, and a low reverse leakage current, < $10^{-9}$ A. From the temperature dependence of thermal activation energy, the reverse leakage current was dominated by thermal generation-recombination and diffusion, respectively, at low and high temperature regions. By virtue of the abrupt junction and the Pt drive-in for the controlling of carrier lifetime, the soft reverse recovery behavior could be obtained along with a well-controlled reverse recovery time of 21.12 ns. The FRDs exhibited excellent ESD robustness with negligible degradations in the I-V and the reverse recovery characteristics up to ${\pm}5.5$ kV of HBM and ${\pm}3.5$ kV of IEC61000-4-2 shocks. Likewise, transmission line pulse (TLP) analysis reveals that the FRDs can handle the maximum peak pulse current, $I_{pp,max}$, up to 30 A in the forward mode and down to - 24 A in the reverse mode. The robust ESD property can improve the long term reliability of various power applications such as automobile and switching mode power supply.

A High Power SP3T MMIC Switch (고출력 SP3T MMIC 스위치)

  • 정명득;전계익;박동철
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.11 no.5
    • /
    • pp.782-787
    • /
    • 2000
  • The monolithic single-pole three-throw(SP3T) GaAs PIN diode switch circuit for the broadband and high power application was designed, fabricated and characterized. To improve the power handling capability, buffer layers of the diode employ both low temperature buffer and superlattice buffer. The diode show the breakdown voltage of 65V and turn-on voltage of 1.3V. The monolithic integrated switch employed microstrip lines and backside via holes for low-inductance signal grounding. The vertical epitaxial PIN structure demonstrated better microwave performance than planar type structures due to lower parasitics and higher quality intrinsic region. As the large signal characteristics of the fabricated SP3T MMIC switch, the insertion loss was measured less than 0.6dB and the isolation better than 50dB when the input power was increased from 8dBM to 32dBm at 14.5GHz.

  • PDF

Characterization of AlN Thin Films Grown by Pulsed Laser Deposition on Sapphire Substrate (사파이어 기판에 펄스 레이저 증착법으로 성장된 AlN 박막의 특성)

  • Jeong, Eun-Hee;Chung, Jun-Ki;Jung, Rae-Young;Kim, Sung-Jin;Park, Sang-Yeup
    • Journal of the Korean Ceramic Society
    • /
    • v.50 no.6
    • /
    • pp.551-556
    • /
    • 2013
  • AlN films with c-axis orientation and thermal conductivity characteristics were deposited by using Pulsed Laser Deposition and the films were characterized by changing the deposition conditions. In particular, we investigated the optimal conditions for the application of a heat sinking plane AlN thin film. Epitaxial AlN films were deposited on sapphire ($c-Al_2O_3$) single crystals by pulsed laser deposition (PLD) with an AlN target. AlN films were deposited at a fixed pressure of $2{\times}10^{-5}$ Torr, while the substrate temperature was varied from 500 to $700^{\circ}C$. According to the experimental results of the growth temperature of the thin film, AlN thin films were confirmed with a highly c-axis orientation, maximum grain size, and high thermal conductivity at $650^{\circ}C$. The thermal conductivity of the AlN thin film was found to increase compared to bulk AlN near the band gap value of 6.2 eV.

Growth of GaN epilayer on the Si(001) substrate by hot wall epitaxy (Si(001) 기판 위에 HWE 방법으로 성장한 GaN 박막 성장)

  • Lee, H.;Youn, C.J.;Yang, J.W.;Shin, Y.J.
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.9 no.3
    • /
    • pp.273-279
    • /
    • 1999
  • The home-made hot wall epitaxy (HWE) system was utilized for GaN epitaxial layer growth on the Si(001) substrate. It was appeared that GaN epilayer grow with mixed phase of Zinc blende and Wurtzite structure from photoluminescence (PL) and x-ray diffraction (XRD) analysis at the room temperature. We found that intial growth layer has Wurtzite structure from photoluminescence (PL) and x-ray diffractio (XRD) analyses at the room temperature. Wefound that initial growth layer has Wurtzite structure when initial deposition time, the temperature of substrate and source are 4 min, $720^{\circ}C$ and $860^{\circ}C$ respectively, and at the epi growth process GaN, epilayer was grown with relatively stable Wurtzite structure when the temperature of substrate and source are $1020^{\circ}C$ and $910^{\circ}C$ respectively.

  • PDF

Structural properties of $Zn:LiNbO_3/Mg:LiNbO_3$ single crystal thin films grown by LPE method (LPE법으로 성장시킨 $Zn:LiNbO_3/Mg:LiNbO_3$ 단결정 박막의 구조적 특성)

  • Lee, H.J.;Shin, T.I.;Lee, J.H.;Yoon, D.H.
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.15 no.3
    • /
    • pp.120-123
    • /
    • 2005
  • The 5 mol% ZnO doped $LiNbO_3$ film and the 2 mol% MgO doped $LiNbO_3$ film were grown on the $LiNbO_3$ (001) substrate by liquid phase epitaxy (LPE) method with $Li_2CO_3-V_2O_5$ flux system. The crytsallinity and the lattice mismatch between $Zn:LiNbO_3$, film and $Mg:LiNbO_3$, film were analyzed by x-ray rocking curve (XRC). In addition, the ZnO and MgO distribution in the cross-section of the multilayer thin films was observed using electron probe micro analyzer (EPMA).

Electrical Characteristics of Magnetic Tunnel Junctions with Different Cu-Phthalocyanine Barrier Thicknesses (Cu-Phthalocyanine 유기장벽 두께에 따른 스핀소자의 전기적 특성 변화 양상)

  • Bae, Yu-Jeong;Lee, Nyun-Jong;Kim, Tae-Hee
    • Journal of the Korean Magnetics Society
    • /
    • v.22 no.5
    • /
    • pp.162-166
    • /
    • 2012
  • V-I characteristics of Fe(100)/MgO(100)/Cu-phthalocyanine (CuPc)/Co hybrid magnetic tunnel junctions were investigated at different temperatures. Fe(100) and Co ferromagnetic layers were separated by an organic-inorganic hybrid barrier consisting of different thickness of CuPc thin film grown on a 2 nm thick epitaxial MgO(100) layer. As the CuPc thickness increases from 0 to 10 nm, a bistable switching behavior due to strong charging effects was observed, while a very large magenetoresistance was shown at 77 K for the junctions without the CuPc barrier. This switching behavior decreases with the increase in temperature, and finally disappears beyond 240 K. In this work, high-potential future applications of the MgO(100)/CuPc bilayer were discussed for hybrid spintronic devices as well as polymer random access memories (PoRAMs).

GaAs Epitaxial Layer Growth by Molecuar Beam Epitaxy (MBE에 이한 GaAs 에피택셜층 성장)

  • 정학기;이재진
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.22 no.6
    • /
    • pp.34-40
    • /
    • 1985
  • Characteristics of GaAE epilayers grown on (100) CaAs wa(tors by molecular beam epitaxy (MBE) under various single crystal growing conditions were investigated. In fabrica-ting GaAs, epilayer by MBE, the most important factors are a substrate temperature(ts) and a flux density ratio (As/Ga). In this experiment, the substrate temperature was varied in the range of 48$0^{\circ}C$ to $650^{\circ}C$ and As and Ga cell temperatures were varied in the range of 218$^{\circ}C$ to 256$^{\circ}C$ and 876$^{\circ}C$ to 98$0^{\circ}C$, respectively. At the substrate temperature of 54$0^{\circ}C$, As cell temperature of 23$0^{\circ}C$, and Ga cell temperature of 91$0^{\circ}C$, the As/Ga ratio was 5"10, the surface morphology was most smooth . Investigation of As-stabilized surface by RHEED and of depth profile by SIM5 showed that As is less stable than Ga. Also, X-ray diffraction measurement revealed that single crystals of (400) and (200) were formed at the both sub-strate temperatures of 52$0^{\circ}C$ and 54$0^{\circ}C$.TEX>.

  • PDF