• Title/Summary/Keyword: Electronic packaging technology

Search Result 297, Processing Time 0.02 seconds

A Study on the Mechanical Properties of EMC and Thermal Stress Anlaysis in Electronic Packagings (전자패키지용 EMC의 기계적 성질 및 패키지내의 열응력해석)

  • Shin, Dong-Kil;Lee, Jung-Ju
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.20 no.11
    • /
    • pp.3538-3548
    • /
    • 1996
  • In this study, as a part of basic study for developing the simulation program for the assemssment of reliability of electronic EMC packaging which covers from EMC mixing step to thermal analysis, comparison between a measured and predicted values of material properties of EMC and finitde element analysis of thermal stress are performed. For the experimental testing specimens of fifty, sixty hive and eighty percent filler($13\mu m$, spherical silica) weight fraction are fabricated using tranfer molding. Coefficient of thermal expansion, elastic modulus and thermla conductivity are measured using these specimens and then these measured values are compared with the predicted values by various equations ( such as dilute suspension method. self consistent method, generalized self consistent method, Hashin-Shtrikman's bounds. Shapery's bounds, Nielsen's method and others). Measured values are distributed within the upper and lower bounds of equations. Measured elastic modulus and coefficient of thermal expansion approaches closely the perdicted values with self consisten mehtod and upper bound of Shaperys equation respectively. However small differences of thermal conductivity between the different filler volume fraction are obserbed. FEM analysis indicates that firstly stress is concentrated at the corner section of EMC and secondly EMC with eighty percent filler weight fraction shows less thermal stress when package is cooling down and relatively high thermal stress when package is heating up.

Deposition Optimization and Bonding Strength of AuSn Solder Film (AuSn 솔더 박막의 스퍼터 증착 최적화와 접합강도에 관한 연구)

  • Kim, D.J.;Lee, T.Y.;Lee, H.K.;Kim, G.N.;Lee, J.W.
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.14 no.2 s.43
    • /
    • pp.49-57
    • /
    • 2007
  • Au-Sn solder alloy were deposited in multilayer and co-sputtered film by rf-magnetron sputter and the composition control and analysis were studied. For the alloy deposition condition, each components of Au or Sn were deposited separately. On the basis of pure Sn and Au deposition, the deposition condition for Au-Sn solder alloy were set up. As variables, the substrate temperature, the rf-power, and the thickness ratio were used for the optimum composition. For multilayer solder alloy, the roughness and the composition of solder alloy were controlled more accurately at the higher substrate temperature. In contrast, for co-sputtered solder, the substrate temperature influenced little to the composition, but the composition could be controlled easily by rf-power. In addition, the co-sputtered solder film mostly consisted of intermetallic compound, which formed during deposition. The compound were confirmed by XRD. Without flux during bonding of solder alloy film on leadframe, the adhesion strength were measured. The maximum shear stress was $330(N/mm^2)$ for multilayer solder with Au 10wt% and $460(N/mm^2)$ for co-sputtered solder with Au 5wt%.

  • PDF

Enhanced Thermoelectric Properties in n-Type Bi2Te3 using Control of Grain Size (Grain 크기 조절을 통한 n-Type Bi2Te3 열전 소재 특성 향상)

  • Lee, Nayoung;Ye, Sungwook;Jamil Ur, Rahman;Tak, Jang-Yeul;Cho, Jung Young;Seo, Won Seon;Shin, Weon Ho;Nam, Woo Hyun;Roh, Jong Wook
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.28 no.4
    • /
    • pp.91-96
    • /
    • 2021
  • The enhancement of thermoelectric figure of merit was achieved by the simple processes of sieving and high energy ball milling, respectively, which are enable to reduce the grain size of n-type Bi2Te3 thermoelectric materials. By optimizing the grain size, the electrical conductivities and thermal conductivities were controlled. In this study, spark plasma sintering was employed for hindering the grain growth during the sintering process. The thermoelectric figure of merit was measured to be 0.78 in the samples with 30 min high energy ball milling process. Notably, this value was 40 % higher than that of pristine Bi2Te3 sample. This result shows the properties of thermoelectric materials can be readily controlled by optimization of grain size via simple ball milling process.

Chip Interconnection Process for Smart Fabrics Using Flip-chip Bonding of SnBi Solder (SnBi 저온솔더의 플립칩 본딩을 이용한 스마트 의류용 칩 접속공정)

  • Choi, J.Y.;Park, D.H.;Oh, T.S.
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.19 no.3
    • /
    • pp.71-76
    • /
    • 2012
  • A chip interconnection technology for smart fabrics was investigated by using flip-chip bonding of SnBi low-temperature solder. A fabric substrate with a Cu leadframe could be successfully fabricated with transferring a Cu leadframe from a carrier film to a fabric by hot-pressing at $130^{\circ}C$. A chip specimen with SnBi solder bumps was formed by screen printing of SnBi solder paste and was connected to the Cu leadframe of the fabric substrate by flip-chip bonding at $180^{\circ}C$ for 60 sec. The average contact resistance of the SnBi flip-chip joint of the smart fabric was measured as $9m{\Omega}$.

Accelerated Degradation Stress of High Power Phosphor Converted LED Package (형광체 변환 고출력 백색 LED 패키지의 가속 열화 스트레스)

  • Chan, Sung-Il;Jang, Joong-Soon
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.17 no.4
    • /
    • pp.19-26
    • /
    • 2010
  • We found that saturated water vapor pressure is the most dominant stress factor for the degradation phenomenon in the package for high-power phosphor-converted white light emitting diode (high power LED). Also, we proved that saturated water vapor pressure is effective acceleration stress of LED package degradation from an acceleration life test. Test conditions were $121^{\circ}C$, 100% R.H., and max. 168 h storage with and without 350 mA. The accelerating tests in both conditions cause optical power loss, reduction of spectrum intensity, device leakage current, and thermal resistance in the package. Also, dark brown color and pore induced by hygro-mechanical stress partially contribute to the degradation of LED package. From these results, we have known that the saturated water vapor pressure stress is adequate as the acceleration stress for shortening life test time of LED packages.

Interfacial Microstructure and Mechanical Property of Au Stud Bump Joined by Flip Chip Bonding with Sn-3.5Ag Solder (Au 스터드 범프와 Sn-3.5Ag 솔더범프로 플립칩 본딩된 접합부의 미세조직 및 기계적 특성)

  • Lee, Young-Kyu;Ko, Yong-Ho;Yoo, Se-Hoon;Lee, Chang-Woo
    • Journal of Welding and Joining
    • /
    • v.29 no.6
    • /
    • pp.65-70
    • /
    • 2011
  • The effect of flip chip bonding parameters on formation of intermetallic compounds (IMCs) between Au stud bumps and Sn-3.5Ag solder was investigated. In this study, flip chip bonding temperature was performed at $260^{\circ}C$ and $300^{\circ}C$ with various bonding times of 5, 10, and 20 sec. AuSn, $AuSn_2$ and $AuSn_4$ IMCs were formed at the interface of joints and (Au, Cu)$_6Sn_5$ IMC was observed near Cu pad side in the joint. At bonding temperature of $260^{\circ}C$, $AuSn_4$ IMC was dominant in the joint compared to other Au-Sn IMCs as bonding time increased. At bonding temperature of $300^{\circ}C$, $AuSn_2$ IMC clusters, which were surrounded by $AuSn_4$ IMC, were observed in the solder joint due to fast diffusivity of Au to molten solder with increased bonding temperature. Bond strength of Au stud bump joined with Sn-3.5Ag solder was about 23 gf/bump and fracture mode of the joint was intergranular fracture between $AuSn_2$ and $AuSn_4$ IMCs regardless bonding conditions.

Fabrication of Si Nano Dots by Using Diblock Copolymer Thin Film (블록 공중합체 박막을 이용한 실리콘 나노점의 형성)

  • Kang, Gil-Bum;Kim, Seong-Il;Kim, Young-Hwan;Park, Min-Chul;Kim, Yong-Tae;Lee, Chang-Woo
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.14 no.2 s.43
    • /
    • pp.17-21
    • /
    • 2007
  • Dense and periodic arrays of holes and Si nano dots were fabricated on silicon substrate. The nanopatterned holes were approximately $15{\sim}40nm$ wide, 40 nm deep and $40{\sim}80\;nm$ apart. To obtain nano-size patterns, self?assembling diblock copolymer were used to produce layer of hexagonaly ordered parallel cylinders of polymethylmethacrylate (PMMA) in polystyrene(PS) matrix. The PMMA cylinders were degraded and removed with acetic acid rinse to produce a PS. $100\;{\AA}-thick$ Au thin film was deposited by using e-beam evaporator. PS template was removed by lift-off process. Arrays of Au nano dots were transferred by using Fluorine-based reactive ion etching(RE). Au nano dots were removed by sulfuric acid. Si nano dots size and height were $30{\sim}70\;nm$ and $10{\sim}20\;nm$ respectively.

  • PDF

Laser Transmission Welding of Flexible Substrates and Evaluation of the Mechanical Properties (플렉서블 기판의 레이저 투과 용접 및 기계적 특성 평가)

  • Ko, Myeong-Jun;Sohn, Minjeong;Kim, Min-Su;Na, Jeehoo;Ju, Byeong-Kwon;Park, Young-Bae;Lee, Tae-Ik
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.29 no.2
    • /
    • pp.113-119
    • /
    • 2022
  • In order to improve the mechanical reliability of next-generation electronic devices including flexible, wearable devices, a high level of mechanical reliability is required at various flexible joints. Organic adhesive materials such as epoxy for bonding existing polymer substrates inevitably have an increase in the thickness of the joint and involve problems of thermodynamic damage due to repeated deformation and high temperature hardening. Therefore, it is required to develop a low-temperature bonding process to minimize the thickness of the joint and prevent thermal damage for flexible bonding. This study developed flexible laser transmission welding (f-LTW) that allows bonding of flexible substrates with flexibility, robustness, and low thermal damage. Carbon nanotube (CNT) is thin-film coated on a flexible substrate to reduce the thickness of the joint, and a local melt bonding process on the surface of a polymer substrate by heating a CNT dispersion beam laser has been developed. The laser process conditions were constructed to minimize the thermal damage of the substrate and the mechanism of forming a CNT junction with the polymer substrate. In addition, lap shear adhesion test, peel test, and repeated bending experiment were conducted to evaluate the strength and flexibility of the flexible bonding joint.

A portable electronic nose (E-Nose) system using PDA device (개인 휴대 단말기 (PDA)를 기반으로 한 휴대용 E-Nose의 개발)

  • Yang, Yoon-Seok;Kim, Yong-Shin;Ha, Seung-Chul;Kim, Yong-Jun;Cho, Seong-Mok;Pyo, Hyeon-Bong;Choi, Chang-Auck
    • Journal of Sensor Science and Technology
    • /
    • v.14 no.2
    • /
    • pp.69-77
    • /
    • 2005
  • The electronic nose (e-nose) has been used in food industry and quality controls in plastic packaging. Recently it finds its applications in medical diagnosis, specifically on detection of diabetes, pulmonary or gastrointestinal problem, or infections by examining odors in the breath or tissues with its odor characterizing ability. Moreover, the use of portable e-nose enables the on-site measurements and analysis of vapors without extra gas-sampling units. This is expected to widen the application of the e-nose in various fields including point-of-care-test or e-health. In this study, a PDA-based portable e-nose was developed using micro-machined gas sensor array and miniaturized electronic interfaces. The rich capacities of the PDA in its computing power and various interfaces are expected to provide the rapid and application specific development of the diagnostic devices, and easy connection to other facilities through information technology (IT) infra. For performance verification of the developed portable e-nose system, Six different vapors were measured using the system. Seven different carbon-black polymer composites were used for the sensor array. The results showed the reproducibility of the measured data and the distinguishable patterns between the vapor species. Additionally, the application of two typical pattern recognition algorithms verified the possibility of the automatic vapor recognition from the portable measurements. These validated the portable e-nose based on PDA developed in this study.

Numerical Fatigue Life Prediction of IGBT Module for Electronic Locomotive (수치해석을 이용한 전동차용 IGBT 모듈의 피로 수명 예측)

  • Kwon, Oh Young;Jang, Young Moon;Lee, Young-ho;Choa, Sung-Hoon
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.24 no.1
    • /
    • pp.103-111
    • /
    • 2017
  • In this study, the thermomechanical stress and fatigue analysis of a high voltage and high current (3,300 V/1200 A) insulated gate bipolar transistor (IGBT) module used for electric locomotive applications were performed under thermal cycling condition. Especially, the reliability of the copper wire and the ribbon wire were compared with that of the conventional aluminum wire. The copper wire showed three times higher stress than the aluminum wire. The ribbon type wire showed a higher stress than the circular type wire, and the copper ribbon wire showed the highest stress. The fatigue analysis results of the chip solder connecting the chip and the direct bond copper (DBC) indicated that the crack of the solder mainly occurred at the outer edge of the solder. In case of the circular wire, cracking of the solder occurred at 35,000 thermal cycles, and the crack area in the copper wire was larger than that of the aluminum wire. On the other hand, when the ribbon wire was used, the crack area was smaller than that of the circular wire. In case of the solder existing between DBC and base plate, the crack growth rate was similar regardless of the material and shape of the wire. However, cracking occurred earlier than chip solder, and more than half of the solder was failed at 40,000 cycles. Therefore, it is expected that the reliability of the solder between DBC and base plate would be worse than the chip solder.