• Title/Summary/Keyword: Electronic Hardware

Search Result 1,036, Processing Time 0.029 seconds

Chua's Circuit for Chaosotic Attractors creation by Hardware Implementation (하드웨어 구현에 의한 카오스 어트랙터 생성용 Chua 회로에 관한 연구)

  • Shon, Youngwoo;Bae, Youngchul
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.5 no.2
    • /
    • pp.158-163
    • /
    • 2010
  • In this paper, we implemened the simplified Chua's circuit which is replace L to C by real hardware implementation. Because L element has a difficult problem to make a real hardware, L has a saturation characteristic and we also compare with previous Chua's circuit as the result of chaostic attractors creation.

DEVELOPMENT OF HARDWARE-IN-THE-LOOP SIMULATION SYSTEM AS A TESTBENCH FOR ESP UNIT

  • Lee, S.J.;Park, K.;Hwang, T.H.;Hwang, J.H.;Jung, Y.C.;Kim, Y.J.
    • International Journal of Automotive Technology
    • /
    • v.8 no.2
    • /
    • pp.203-209
    • /
    • 2007
  • As the vehicle electronic control technology quickly grows and becomes more sophisticated, a more efficient means than the traditional in-vehicle driving test is required for the design, testing, and tuning of electronic control units (ECU). For this purpose, the hardware-in-the-loop simulation (HILS) scheme is very promising, since significant portions of actual driving test procedures can be replaced by HIL simulation. The HILS incorporates hardware components in the numerical simulation environment, and this yields results with better credibility than pure numerical simulations can offer. In this study, a HILS system has been developed for ESP (Electronic Stability Program) ECUs. The system consists of the hardware component, which that includes the hydraulic brake mechanism and an ESP ECU, the software component, which virtually implements vehicle dynamics with visualization, and the interface component, which links these two parts together. The validity of HIL simulation is largely contingent upon the accuracy of the vehicle model. To account for this, the HILS system in this research used the commercial software CarSim to generate a detailed full vehicle model, and its parameters were set by using design data, SPMD (Suspension Parameter Measurement Device) data, and data from actual vehicle tests. Using the developed HILS system, performance of a commercial ESP ECU was evaluated for a virtual vehicle under various driving conditions. This HILS system, with its reliability, will be used in various applications that include durability testing, benchmarking and comparison of commercial ECUs, and detection of fault and malfunction of ESP ECUs.

A study of U.S. and European electronic hardware guidelines for aviation system : RTCA DO-254 and ECSS-Q-ST-60-02C (항공 시스템용 전자 하드웨어 개발을 위한 미국 및 유럽의 가이드라인 : RTCA DO-254와 ECSS-Q-ST-60-02C의 비교 분석 연구)

  • Kim, Sung Hoon;Kim, Hyun Woo;Chae, Hee Moon;Kim, Ki Du
    • Journal of Aerospace System Engineering
    • /
    • v.16 no.4
    • /
    • pp.10-16
    • /
    • 2022
  • Since aviation systems are developed as the complex form of software a hardware, the necessity to apply to relevant guidelines is increasing. It is however uncommon that international development guidelines regarding electronic hardware are applied to current domestic aviation systems. In this paper, we compare and analyze DO-254 and ECSS-Q-ST-60-02C, electronic hardware development guidelines with the case of KASS (Korea Augmentation Satellite System) Performance Suitability, based on the project of SBAS (Satellite Based Augmentation System) development and construction.

Design of IIR Loop Filter to minimize A flick Phenomenon of An image (영상의 깜박거림 현상을 최소화하기 위한 순환 루프 필터의 설계)

  • O. Moon;Lee, B.;Lee, H.;Lee, Y.;B. Kang;C. Hong
    • Proceedings of the Korea Institute of Convergence Signal Processing
    • /
    • 2000.12a
    • /
    • pp.165-168
    • /
    • 2000
  • In this paper, we propose a method, an optimized architecture of a device with an image signal process of a field unit to minimize the flick phenomenon that happens in direction of a color temperature at a color tone change. The proposed IIR loop filter has an optimized architecture and reduced hardware compared with previous filters. In order to achieve the optimization for the hardware complexity. It is designed by time-multiplexing architecture. The proposed IIR loop filter is synthesized by using the STD90 0.35um cell library.

  • PDF

An implementation of NDIR type $CO_2$ gas sample chamber and measuring hardware for capnograph system in consideration of the time response characteristics (시간응답특성을 고려한 2광원 1센서 방식의 capnograph 시스템용 NDIR식 $CO_2$ 가스 챔버 설계 및 측정 회로의 구현)

  • Park, I.Y.;Lee, I.K.;Lee, S.K.;Kang, K.M.;Kang, S.W.;Cho, J.H.
    • Journal of Sensor Science and Technology
    • /
    • v.10 no.5
    • /
    • pp.279-285
    • /
    • 2001
  • The capnograph system for determining the partial pressure of carbon dioxide in the blood of a patient was developed based on the NDIR(non-dispersive infrared) absorption technology. NDIR gas analyzing method requires an optical absorption chamber and signal processing hardware. In this paper, we have designed and implemented NDIR type $CO_2$ gas chamber in consideration of the time response characteristics and lamp chopping frequency. And we have implemented signal processing hardware using two infrared sources to reduce the thermal background effect. The implemented gas chamber and signal processing hardware were tested in the temperature variation experiment and human expiratory experiment. The results showed that the system could produce a stable output signal and a good $CO_2$ gas concentration curve like a typical capnogram.

  • PDF

Performance analysis of SWIPT-assisted adaptive NOMA/OMA system with hardware impairments and imperfect CSI

  • Jing Guo;Jin Lu;Xianghui Wang;Lili Zhou
    • ETRI Journal
    • /
    • v.45 no.2
    • /
    • pp.254-266
    • /
    • 2023
  • This paper investigates the effect of hardware impairments (HIs) and imperfect channel state information (ICSI) on a SWIPT-assisted adaptive nonorthogonal multiple access (NOMA)/orthogonal multiple access (OMA) system over independent and nonidentical Rayleigh fading channels. In the NOMA mode, the energy-constrained near users act as a relay to improve the performance for the far users. The OMA transmission mode is adopted to avoid a complete outage when NOMA is infeasible. The best user selection scheme is considered to maximize the energy harvested and avoid error propagation. To characterize the performance of the proposed systems, closed-form and asymptotic expressions of the outage probability for both near and far users are studied. Moreover, exact and approximate expressions of the ergodic rate for near and far users are investigated. Simulation results are provided to verify our theoretical analysis and confirm the superiority of the proposed NOMA/OMA scheme in comparison with the conventional NOMA and OMA protocol with/without HIs and ICSI.

Parallel 2D-DWT Hardware Architecture for Image Compression Using the Lifting Scheme (이미지 압축을 위한 Lifting Scheme을 이용한 병렬 2D-DWT 하드웨어 구조)

  • Kim, Jong-Woog;Chong, Jong-Wha
    • Journal of IKEEE
    • /
    • v.6 no.1 s.10
    • /
    • pp.80-86
    • /
    • 2002
  • This paper presents a fast hardware architecture to implement a 2-D DWT(Discrete Wavelet Transform) computed by lifting scheme framework. The conventional 2-D DWT hardware architecture has problem in internal memory, hardware resource, and latency. The proposed architecture was based on the 4-way partitioned data set. This architecture is configured with a pipelining parallel architecture for 4-way partitioning method. Due to the use of this architecture, total latency was improved by 50%, and memory size was reduced by using lifting scheme.

  • PDF

3D Display adopted microlensarray Back Light

  • Shin, Sung-Sik
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.06a
    • /
    • pp.183-183
    • /
    • 2010
  • 3D Display type have software and hardware architecture in generally got low transmittance characteristics and high price product equipment. In this article, specified polarizer adopted MLA type structure have 3D display with hardware configuration and high transmission wide view angle. Method of screen printing type is adopted B/L system with simple structure.

  • PDF

Low Complexity Gradient Magnitude Calculator Hardware Architecture Using Characteristic Analysis of Projection Vector and Hardware Resource Sharing (정사영 벡터의 특징 분석 및 하드웨어 자원 공유기법을 이용한 저면적 Gradient Magnitude 연산 하드웨어 구현)

  • Kim, WooSuk;Lee, Juseong;An, Ho-Myoung
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.9 no.4
    • /
    • pp.414-418
    • /
    • 2016
  • In this paper, a hardware architecture of low area gradient magnitude calculator is proposed. For the hardware complexity reduction, the characteristic of orthogonal projection vector and hardware resource sharing technique are applied. The proposed hardware architecture can be implemented without degradation of the gradient magnitude data quality since the proposed hardware is implemented with original algorithm. The FPGA implementation result shows the 15% of logic elements and 38% embedded multiplier savings compared with previous work using Altera Cyclone VI (EP4CE115F29C7N) FPGA and Quartus II v15.0 environment.

Gradient Magnitude Hardware Architecture based on Hardware Folding Design Method for Low Power Image Feature Extraction Hardware Design (저전력 영상 특징 추출 하드웨어 설계를 위한 하드웨어 폴딩 기법 기반 그라디언트 매그니튜드 연산기 구조)

  • Kim, WooSuk;Lee, Juseong;An, Ho-Myoung
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.10 no.2
    • /
    • pp.141-146
    • /
    • 2017
  • In this paper, a gradient magnitude hardware architecture based on hardware folding design method is proposed for low power image feature extraction. For the hardware complexity reduction, the projection vector chracteristic of gradient magnitude is applied. The proposed hardware architecture can be implemented with the small degradation of the gradient magnitude data quality. The FPGA implementation result shows the 41% of logic elements and 62% embedded multiplier savings compared with previous work using Altera Cyclone VI (EP4CE115F29C7N) FPGA and Quartus II v16.0 environment.